


10.0 SCHEMATICS



DATE		3 - 30 - 90	SCALE	PAGE
APPROV.		JBH / ETR		
BY		G.A. SERRANO	ARCIBO OBSERVATORY	
NAME		CORNELL UNIVERSITY		
NAME		RADAR INTERFACE		
BLOCK DIAGRAM		D72180180		

REVISIONS

NOTE: 1. RI1A, RI1B, RI2A, RI2B, RI3 ARE ON INDEPENDENT SUBASSEMBLIES.
 2. RI4, RI5, RI6, RI7, RI8, RI9, RI10 ARE ON BOTTOM CARD.
 3. RI9, RI11, RI12, RI13, RI14 ARE ON UPPER CARD.

K&E 10 118 8-77 WALKER

DWG. NO. 072100280

RI15
POWER SUPPLY

DFC 0-15

RI1 A
A-TO-D

RI1 B
A-TO-D

RI2 A
A-TO-D

RI2 B
A-TO-D

RI3
SINEWAVE TEST SOURCE

RI9
SAMPLE PULSE GENERATOR

DFC 0-15

RI12
SERIAL RECEIVER

SER DATA FLAG
PARITY ERROR FLAG

RI13
SERIAL TRANSMITTER

SERIAL PORT ADDRESS 0-2

SELECT * SER RECEIVER

RI5
FORMATTER/FIFO 1

MO-3 (FORMAT)

RI4
INPUT LATCH 1

COUNTER CLR *
COUNTER ENABLE

RI8
INPUT CLK GENERATOR

RI7
FORMATTER/FIFO 2

FIFO OVERFLOW ERROR FLAG
FIFO FULL
FIFO EMPTY

SELECT * DRIFTER MONITOR
SELECT * IRIG TIME
SELECT * IRIG DAY

RI6
INPUT LATCH 2

SELECT SINEWAVE
ATTENUATOR DISABLE
SAMPLING ENABLE/FD

RI10
IRIG DECODER

RI11
DRIFTER MONITOR

IRIG DATA AVAIL
DRIFTER DATA AVAIL
20 MHz CLOCK ABSENT

RI14
CONTROLLER

COUNTER CLEAR *
SELECT SPS
SUBCYCLE ENABLE
SER LEN. STRB *

SEO LEN. STRB *
SUBCYCLE ENABLE
SELECT SPS

REVISIONS

DATE 4-2-90

APPR. JBM/ETR

BY G.A. SERRANO


ARECIBO OBSERVATORY
CORNELL UNIVERSITY

NAME
RADAR INTERFACE
BLOCK DIAGRAM

SCALE
PAGE
2 of 2


DWG. NO.
D72180280

(50)



- 29 GND
- 30 +5V
- 31 GND
- 32 -5V
- 33 GND
- 34 -15
- 35 GND
- 36 +15


REVISIONS		DATE	SCALE
		4 - 3 - 90	PAGE
		APPD. JBH/ETR	1 of 2
		BY S.A. SERRANO	DWR. NO.
		ARECIBO OBSERVATORY	
		CORNELL UNIVERSITY	
		NAME	
		A-TO-D CONVERTERS	
		RT1A, RT1B, RT2A, RT2B	



Revisions:
 installed on 5/1/92
 for 10 MHz operation.


ARCIBO OBSERVATORY
 BY: B. SISK
 APPD.: B. SISK
 FILE: BSRI_AD2.SCH

Title
 RI A-TO-D CONVERTER, RI1A, RI1B, RI2A, RI2B
 Size Document Number
 B D721C29
 Date: April 23, 1992 Sheet 1 of 1




PIN 16 GND, 9 VCC, 8 -5.2

PIN 16 GND, 9 VCC, 8-5.2



DATE 4-4-90		SCALE PAGE 1 of 1
APPR. JBH/ETR		CORNELL UNIVERSITY
BY G.A. SERRANO		NAME CHANNEL 1 INPUT LATCH / TEST PATTERN GEN. RT-4
REVISIONS		DWG. NO. 0721C0280

(53)



TO P2

TO P2


TO P2

DATE 4-9-90		REVISIONS.	SCALE PAGE 1 of 2
APPRO. JBH/ETR	BY G.A. SERRANO		
NAME CHANNEL 1 FORMATTER/FIFO		DWN. NO. D721C03B0	

ARECIBO OBSERVATORY		REVISIONS.	SCALE PAGE 1 of 2
CORNELL UNIVERSITY			
NAME CHANNEL 1 FORMATTER/FIFO		DWN. NO. D721C03B0	

(54)


D721C04B0
DWC. NO.



DATE		4 - 10 - 90	SCALE	2 of 2
APPROV.		JBH / ETR	ARECIBO OBSERVATORY CORNELL UNIVERSITY	
BY		G.A. SERRANO	PAGE	
NAME		CHANNEL 1 FORMATTER/FIFO	DWN. NO.	
REVISONS			D721C04B0	

CONNECTOR FOR RIBBON CABLE FROM RI22A
 PIN 16 GND, 9 VCC, 8 5.2

CONNECTOR FOR RIBBON CABLE FROM RI2B
 PIN 16 GND, 9 VCC, 8 5.2




REVISIONS

DATE	BY	REVISIONS
4-12-90	G.A. SERRANO	1

0721C1280
Dwg. No.

FORMAT DECODER TABLE						
FORMAT	M2	M1	M0	PRESET	DCBA	CYCLE LENGTH
2 X 12-BIT	111	101	101	15	1111	1
SIGN EXT	100	011	101	5	1111	1
6-BIT	011	13	1101	4	1110	2
4-BIT	010	12	1101	3	1101	3
3-BIT	001	10	1010	12	1100	4
2-BIT	000	10	1010	10	1010	6
1-BIT	000	4	0100	4	0100	12



MCI0125 : PIN 16 GND
PIN 8 -5.2V
PIN 9 VCC


MCI0125

MCI0125

MCI0125

DATE	4-26-90	SCALE	PAGE
APPRO.	JBH/ETR		1 of 2
BY	G.A. SERRANO	NAME	INPUT CLK GENERATOR
		DWN. NO.	D721C1280

DWG. NO. 0721T0180



(10 Mhz SAMPLING RATE)

	MIN SETUP	THIS DESIGN	MIN HOLD	THIS DESIGN	DEVICE PROP. TIME	MIN CLK WITH HIGH	THIS DESIGN	MIN CLK WIDTH LOW	THIS DESIGN
LATCH LS161A	20 NSEC	45	2	20	27	25	56	16	42
FORMATTER PALZORGA-2	55	52	0	18	25	25	56	37	42
FIFO DALLAS SEMICONDUCTOR DS2012-65	20	33	5	42		15 (TWR)	42	50 (TWPW)	58

NOTE: TIMING SHOWN FOR MAXIMUM SAMPLING RATE (10 Mhz)
 NOTE: FIFO WRITE INITIATED BY FALLING EDGE OF ITS CLOCK BUT SET UP AND HOLD TIMES ARE W.R.T RISING EDGE.


REVISIONS

DATE 4-12-90
 APPD. JBH/ETR
 BY G.A.SERRANO

SCALE 2 of 2
 DWG. NO. 0721T0


ARECIBO OBSERVATORY
 CORNELL UNIVERSITY

NAME INPUT CLK GENERATOR
 RIB




DATE		4-20-90	SCALE		1 of 1
APPROV.		JBH/ETR	PAGE		1 of 1
BY		G.A. SERRANO	ARECIBO OBSERVATORY		D721C09
NAME		G.A. SERRANO	CORNELL UNIVERSITY		
REVISIONS			SAMPLE PULSE GENERATOR		RI9
STOP M FROM P2			NAME		
CLR M FROM P2			G.A. SERRANO		

(10)



BITS 18, 17, 16 SAMPLER CONTROL



0 NDP
1 CLR*

1, 2, 5 NDP

1, 3 STOP

4 ARM

6 Enable


7 Software Gate

TO 18-15
BLANK TIMING INPUTS



REVISIONS

DATE	4-12-90
APPR.	JBH/ETR
BY	G.A. SERRANO

SCALE	PAG
ARECIBO OBSERVATORY	2 of
CORNELL UNIVERSITY	OWN. NO.
NAME	D721C06
SAMPLE PULSE GENERATOR	RI9



CONVERT COMMANDS:
TWISTED PAIRS TO
DIGITIZER CONNECTORS




REVISIONS

DATE	5 - 18 - 90	SCALE	3 of 3
APPR.	JBH / ETR	ARECIBO OBSERVATORY CORNELL UNIVERSITY	
BY	G.A. SERRANO	NAME SAMPLE PULSE GENERATOR RI9	
		DWG. NO. D721C2680	


Multiplexer limited to 5 MHz Sampling Rate - because of the opt.

LS125 Signal Load



NOTE:
 5/92 ADDED 10 MHZ/NORMAL SWITCH.
 013/014 LS31'S DON'T WORK AT A
 10 MHZ SAMPLING RATE. THESE DELAYS
 ARE NEEDED ONLY FOR USE WITH RADAR MUX.
 BY B. SISK

FILE: D721C29.SCH
ARECIBO OBSERVATORY
APP. BY JBM/ETR
DES. BY G.A. SERRANO
TITLE: SAMPLE PULSE GENERATOR R19
Size: Document Number
B: D721C29
Date: May 20, 1992
Sheet: 4 of 4




Sample panel

DATE		5 21 - 90	REVISIONS
APPD.		JBH / ETR	
BY		G.A. SERRANO	NAME SAMPLE PULSE GENERATOR R19
SCALE		PAGE 4 of 4	

OLD DRAWING


NOTE: SEE EECO CLOCK MANUAL FOR IRIG "A" FORMAT



DATE 4-19-90		SCALE 1 of 2	
APPRO. J.B.H./ETR		PAGE 1 of 2	
BY G.A. SERRANO		DWN. NO. D721C0880	
REVISIONS		NAME IRIG DECODER	
		RTO	

ARECIBO OBSERVATORY
CORNELL UNIVERSITY

(64)




BLOCK DIAGRAM

IRIG TIME WORD FORMAT

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
80	40	20	10	8	4	2	1	80	40	20	10	8	4	2	1	80	40	20	10	8	4	2	1	0
HRS.												MINUTES												


IRIG DAY WORD FORMAT

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
800	400	200	100	80	40	20	10	8	4	2	1	X	X	X	X	X	X	X	X	X	0.4	0.2	0.1
DAY OF YEAR												J SECONDS											



TIMING DIAGRAM


REVISIONS		DATE	4 - 27 - 90	SCALE	2 of 2
		APPRO	JBH / ETR	ARECIBO OBSERVATORY CORNELL UNIVERSITY	
		BY	G.A. SERRANO	IRIG DECODER RTIO	
				DWG. NO. 0721T0280	



DATE 4 - 30 - 90		SCALE 1 of 1
APPRO. J.B.H./ETR		PAGE 1 of 1
BY G.A.SERRANO		DRAW. NO. D72IC1380
NAME DRIFTER MONITOR		


REVISIONS

NOTE NONSTANDARD
VCC PIN 5, GND PIN 10




DATE 5-2-90		SCALE PAGE 1 of 2	
APPRO. JBH/ETR		DWN. NO.	
BY G.A. SERRANO		D72IC14B0	
REVISEIONS		NAME SERIAL RECEIVER RI12	
SER IN 0 TEST PT		SERIAL RECEIVER RI12	


(67)




A. SCHEMATIC USAGE



B. DETAILED SCHEMATIC




C. DIP CARRIER DETAIL



REVISIONS	DATE	5 - 2 - 90	ARECIBO OBSERVATORY CORNELL UNIVERSITY	SCALE	PAGE	2 of 2
	APPR.	JBH/ETR			NAME	OWN. NO.
	BY	G.A. SERRANO	SERIAL RECEIVER			RI12


74LS165 HAS ASYNC LOAD *



DATE 5-3-90		SCALE PAGE 1 of 2	
APPRO. JBH/ETR		DWN. NO. D721C16 B0	
BY G.A. SERRANO		NAME SERIAL TRANSMITTER RI13	
REVIEWS			
SER PORT ADDR 0		SER OUT 01	
SER PORT ADDR 1		SER OUT 02	
SER PORT ADDR 2		SER OUT 03	
SER PORT ADDR 3		SER OUT 04	
SER PORT ADDR 4		SER OUT 05	
SER PORT ADDR 5		SER OUT 06	
SER PORT ADDR 6		SER OUT 07 (TO S1 7 TO RI12)	

D721T03B0

DWG. NO.




NOTE: OUTPUT HAS A TRANSITION AT THE BEGINNING OF EACH 200 NSC CELL.
 IF THE DATA BIT IS A 1 THERE IS ALSO A TRANSITION AT MIDDLE.
 THE NUMBER OF "1"s INCLUDING THE PARITY BIT WILL ALWAYS BE ODD
 (ODD PARITY)

REVISIONS		DATE	SCALE	PAGE
		5 - 4 - 90	2	of 2
		APPR.	ARECIBO OBSERVATORY	
		JBH / ETR	CORNELL UNIVERSITY	
		BY	NAME SERIAL TRANSMITTER	
		G.A. SERRANO	RI13	
			DWN. NO. D721T03B0	

(70)

D721C1780
DWM. NO.



NOTE : HARRIS COMPUTER CAN ADDRESS THE RADAR INTERFACE WITH ANY UNIT NUMBER FROM 8 THROUGH 15.

NOTE : 8T13 EQUIV. TO SN75121
8T14 EQUIV. TO SN75122


REVISIONS

DATE 5-4-90
APPRO. JBH / ETR
BY G.A. SERRANO

ARECIBO OBSERVATORY CORNELL UNIVERSITY		SCALE PAGE 1 of 9
NAME CONTROLLER RI14		DWM. NO. D721C1780


(71)

TWISTED PAIRS TO
C & D CONNECTORS




DATE 5 - 7 - 90		SCALE PAGE 2 of 9	
		DWR. NO. 0721C18B0	
APPR. JBH/ ETR		NAME CONTROLLER RT14	
BY G.A.SERRANO			

REVISIONS



DATE 5-7-90		SCALE PAGE 3 of 9	
APPROVED JBH/ETR		DWR. NO. D721C19 B0	
BY G.A. SERRANO		NAME CONTROLLER RI14	
REVISIONS			



- (F. F9-11) SEL IRIG DATE * (F. F9-12) SEL IRIG TIME *
- (F. F9-13) SEL FIFO 1 * (F. F9-14) SEL FIFO 2 * (F. F9-15) SEL FIFO 1,2 *
- (F. F9-10) SEL DRIFTER MON *
- (F. G10-13) SEL SERIAL RX * (F. G10-15) SEL SCW * (F. F9-9) SEL AUX ST *


REVISIONS

DATE	5 - 9 - 90
APPROV.	JBH / ETR
BY	G.A. SERRANO

ARECIBO OBSERVATORY
CORNELL UNIVERSITY

NAME
CONTROLLER
RI14

SCALE	PAGE 4 of 9
DWG. NO.	D721C2080



NOTE 5 MICROSEC
DELAY IN ODH
HANDSHAKING ALLOWS
DATA TRANSFERS
TO SERIAL TX


NO DELAY IN
CDH HANDSHAKING
EXCEPT WITH A CLEAR
COMMAND

SYNCHRONOUS FIFO READ CIRCUIT:
FIFO NOT EMPTY AND READ LOW
RAISES READ LEADING EDGE OF DATU
LOWERS READ AND TOGGLES

DATE	5-14-90	SCALE	PAGE
APD.	JBH/ETR	ARECIBO OBSERVATORY	
BY	G.A. SERRANO	CORNELL UNIVERSITY	
NAME	G.A. SERRANO	CONTROLLER	
REVISED		RII.4	
		D721C22B0	

NOTE: 74LS73 CAN'T BE REPLACED BY 7473
(CLOCK POLARITIES ARE DIFFERENT)

DWG. NO. 0721C2180




DIG. OUTPUT LATCH, INTERNAL ADDRESS LATCH
SERIAL PORT ADDRESS LATCH, CLEAR CMD DECODER

DATE	5-10-90	SCALE	PAGE
APPRO.	JBH / ETR		6 of 9
BY	G. A. SERRANO	NAME	0721C2180
REVISIONS		CONTROLLER	RI-4

(76)

D721C2480
CWD. NO.


DATA TO P. 2
(PROVIDES LOOP BACK TEST OF
COMMUNICATIONS WITH THE COMPUTER)



REVISIONS

DATE	5 - 17 - 90	SCALE	PAGE
APPR.	JBH/ETR	ARECIBO OBSERVATORY CORNELL UNIVERSITY	
BY	G.A. SERRANO	NAME	
		DWN. NO.	
		D721C2480	
		CONTROLLER RI14	

(22)




REVISIONS		DATE	SCALE
		5-15-90	PAGE
		APPR. JBH / ETR	8 of 9
		BY G.A. SERRANO	DWG. NO.
			D721C23 B0
		ARECIBO OBSERVATORY CORNELL UNIVERSITY	
		NAME CONTROLLER RI14	

(87)

AP 25085

D721C25 B0
DWG. NO.



* PROVIDE SPACE FOR TRIMMING RESISTOR
 ** INTERNAL +1.3 V REFERENCE

1.3 = 1.3
 5.25 V. 3.34
 4.75 V.


DATE	5-18-90	SCALE	PAGE
APPRO.	JBH/ETR	NAME	9 of 9
BY	G.A. SERRANO	NAME	D721C25B0
REV		NAME	CONTROLLER
			RT14

(79)

MAKE TO SPEC 8-77 WPL/SM

DWG. NO. D721C27 B0

AF 25085



REVISIONS	DATE	5-18-90	SCALE	PAGE	1 of 1
	APPROV.	JBH/ETR	ARECIBO OBSERVATORY CORNELL UNIVERSITY		
BY		G.A. SERRANO	NAME		
			POWER SUPPLY RT15		
DRAWING NO. D721C27					

(08)

11.0 APPENDIX

J4 - Connector

1-	CLR*	21-	M1
2-		22-	
3-	To U23	23-	M2
4-		24-	
5-	FIFO full 2	25-	M3
6-		26-	
7-	FIFO empty 2	27-	Select Digital Input
8-		28-	
9-	IRIG Data available	29-	Counter CLR
10-		30-	
11-	READ 2	31-	Counter Enable
12-		32-	
13-	READ	33-	Attenuator Enable
14-		34-	
15-	Select IRIG time	35-	Sinewave ON
16-		36-	
17-	Select IRIG Day	37-	Select Sinewave
18-		38-	
19-	M0	39-	IRIG Code
20-		40-	

J5 Connector

1-	DTC00	26-	
2-		27-	DTC13
3-	DTC01	28-	
4-		29-	DTC14
5-	DTC02	30-	
6-		31-	DTC15
7-	DTC03	32-	
8-		33-	DTC16
9-	DTC04	34-	
10-		35-	DTC17
11-	DTC05	36-	
12-		37-	DTC18
13-	DTC06	38-	
14-		39-	DTC19
15-	DTC07	40-	
16-		41-	DTC20
17-	DTC08	42-	
18-		43-	DTC21
19-	DTC09	44-	
20-		45-	DTC22
21-	DTC10	46-	
22-		47-	DTC23
23-	DTC11	48-	
24-		49-	IRIG Code Input
25-	DTC12	50-	

J6 - Connector

1-	Serial In 6	18-	Ground
2-	Ground	19-	Serial Out 02
3-	Serial In 5	20-	Ground
4-	Ground	21-	Serial Out 03
5-	Serial In 4	22-	Ground
6-	Ground	23-	Serial Out 04
7-	Serial In 3	24-	Ground
8-	Ground	25-	Serial Out 05
9-	Serial In 2	26-	Ground
10-	Ground	27-	Serial Out 06
11-	Serial In 1	28-	Ground
12-	Ground	29-	Spare
13-	Serial In 0	30-	Ground
14-	Ground	31-	Spare
15-	Serial Out 00	32-	Ground
16-	Ground	32-	Spare
17-	Serial Out 01	34-	Ground

J7 - Connector

1-	20 MHz Fixed Clock	18-	
2-		19-	Digital Out 01
3-	RTG Tick	20-	
4-		21-	Digital Out 02
5-	Interface A	22-	
6-		23-	Digital Out 03
7-	Interface B	24-	
8-		25-	MUX Advance
9-	SPS IPP	26-	
10-		27-	MUX Reset
11-	RTG IPP	28-	
12-		29-	IRIG Code Input
13-	SPS GW	30-	
14-		31-	Spare
15-	RTG GW	32-	
16-		33-	Spare
17-	Digital Out 00	34-	

J8 Connector - Front Panel

1-	DATU	17-	IPP
2-	Ground	18-	Ground
3-	ODH	19-	Sample Pulse
4-	Ground	20-	Ground
5-	CDH	21-	WCC
6-	Ground	22-	Ground
7-	DAVFU	23-	IRIG Code
8-	Ground	24-	Ground
9-	INT A	25-	Spare
10-	Ground	26-	Ground
11-	INT B	27-	Spare
12-	Ground	28-	Ground
13-	Serial In	29-	Spare
14-	Ground	30-	Ground
15-	Serial Out	31-	Spare
16-	Ground	32-	Ground

Signal	Location	Ribbon Conn.	Winchester
CDH*	D	10	36
CDH+	D	9	39
CNCT*	D	14	48
CNCT+	D	15	51
DATU*	D	8	30
DATU+	D	7	33
DAVFU*	D	18	60
+	D	17	64
DFU00*	D	18	52
+	D	17	55
DFU01*	D	20	58
+	D	19	62
DFU02*	D	22	65
+	D	21	70
DFU03*	D	24	73
+	D	23	76
DFU04*	D	26	2
+	D	25	5
DFU05*	D	28	10
+	D	27	13
DFU06*	D	30	16
+	D	29	20
DFU07*	D	32	23
+	D	31	26
DFU08*	C	34	29
+	C	33	32
DFU09*	C	36	35
+	C	35	38
DFU10*	C	38	41
+	C	37	44
DFU11*	C	40	47
+	C	39	50
DFU12*	C	42	53
+	C	41	56
DFU13*	C	44	59
+	C	43	63
DFU14*	C	46	66
+	C	45	71
DFU15*	C	48	74
+	C	47	77
DFU16*	C	50	3
+	C	49	7
DFU17*	C	26	11
+	C	25	14
DFU18*	C	28	17
+	C	27	21
DFU19*	C	30	24
+	C	29	27
DFU20*	C	32	30
+	C	31	33

Signal	Location	Ribbon Conn	Winchester
DFU21*	C	34	36
+	C	33	39
DFU22*	C	36	42
+	C	35	45
DFU23*	C	38	48
+	C	37	51
DISC *	D	4	17
+	D	3	21
DTU00*	D	2	1
+	D	1	4
DTU01*	D	4	8
+	D	3	12
DTU02*	D	6	15
+	D	5	18
DTU03*	D	8	22
+	D	5	25
DTU04*	D	10	28
+	D	9	31
DTU05*	D	12	34
+	D	11	37
DTU06*	D	14	40
+	D	13	43
DTU07*	D	16	46
+	D	15	49
DTU08*	C	2	1
+	C	1	4
DTU09*	C	4	8
+	C	3	12
DTU10*	C	6	15
+	C	5	18
DTU11*	C	8	22
+	C	7	25
DTU12*	C	10	28
+	C	9	31
DTU13*	C	12	34
+	C	11	37
DTU14*	C	14	40
+	C	13	43
DTU15*	C	16	46
+	C	15	49
DTU16*	C	18	52
+	C	17	55
DTU17*	C	20	58
+	C	19	62
DTU18*	C	22	65
+	C	21	70
DTU19*	C	24	73
+	C	23	76
DTU20*	C	26	2
+	C	25	5

Signal	Location	Ribbon Conn.	Winchester
DTU21*	C	28	10
+	C	27	13
DTU22*	C	28	16
+	C	29	20
DTU23*	C	30	23
+	C	31	26
ECBEI*	D	22	75
+	D	21	78
LIFU *	D	24	82
+	D	23	80
MCL *	D	6	24
+	D	5	27
ODACP*	D	16	54
+	D	15	57
ODH *	D	12	42
+	D	11	45
SFU00*	D	34	29
+	D	33	32
SFU01*	D	36	35
+	D	35	38
SFU02*	D	38	41
+	D	37	44
SFU03*	D	40	47
+	D	39	50
SFU04*	D	42	53
+	D	41	56
SFU05*	D	44	59
+	D	43	63
SFU06*	C	40	54
+	C	39	57
SFU07*	C	42	60
+	C	41	64
UOIE *	D	20	67
+	D	19	72
UR0 *	D	46	66
+	D	45	71
UR1 *	D	48	74
+	D	47	77
UR2 *	D	50	3
+	D	49	7
UR3 *	D	2	11
+	D	1	14
WCCI *	C	44	67
+	C	43	72

Signal	DIGITAL INPUTS	Ribbon Conn.
Digital Input	Winchester	
00+	A	1
*	C	2
01+	E	3
*	H	4
02+	K	5
*	M	6
03+	P	7
*	S	8
04+	U	9
*	W	10
05+	Y	11
*	a	12
06+	c	13
*	e	14
07+	h	15
*	k	16
08+	n	17
*	r	18
09+	t	19
*	v	20
10+	x	21
*	z	22
11+	BB	23
*	DD	24
12+	B	25
*	D	26
13+	F	27
*	J	28
14+	L	29
*	N	30
15+	R	31
*	T	32
16+	V	33
*	X	34
17+	Z	35
*	b	36
18+	d	37
*	f	38
19+	j	39
*	m	40
20+	p	41
*	s	42
21+	u	43
*	w	44
22+	Y	45
*	AA	46
23+	CC	47
*	EE	48
24+	HH	49
*	FF	50

12.0 GLOSSARY

Adage Interface:

Predecessor of the Radar Interface. Provided two 12-bit 500 KHz digitizers, no FIFO buffer. Provided parallel 24-bit control for two HP synthesizers.

BCD:

Binary-coded-decimal, the 4-bit 8421 format used in the fields of the IRIG timecode.

BNC:

Bayonet "N" Connector, the coaxial jacks used on the RI.

DMA:

Direct Memory Access, for automatic block transfers of data to/from the computer.

FIFO:

First-In-First-Out memory used in the RI to buffer the digitizer data. Provides fast burst sampling and faster continuous sampling.

Gatewidth:

The external pulse used to trigger the RI's digitizers.

IRIG Time Code:

The serial time code provided by the station clock to the RI. The name is NASA for Inter Range Instrumentation Group. The IRIG A format has a frame rate of 10 Hz.

IPP:

Interpulse Period, the external pulse used to enable the RI to accept Gatewidth pulses (the IPP synchronizes the start of data taking).

Radar Multiplexer (RMUX):

Companion unit to the Radar Interface. Provides dual 8-to-1 analog multiplexers to expand the number of port pairs on the RI. The RMUX connects to one of the serial ports of the RI for programming.

Radar Timing Generator (RTG):

Companion unit to the Radar Interface. Programmable timing generator to provide GW, IPP, and Time Tick pulses to the Radar Interface. The RTG connects to one of the serial ports of the RI for programming.

13.0 INDEX

- Adage Interface (1)
- AUXILIARY STATUS WORD BIT ASSIGNMENTS (21)
 - Clear (15)
 - Command Word Bit Assignments (15)
 - Continuous Sampling (11)
 - Control Module (29)
 - DATA SHEETS (35)
 - DIGITIZERS (18), (24)
 - Drifter Monitor (3)
 - External Digital Input (11)
 - FIFO (1)
 - Format
 - Auxiliary status word (2)
 - command word (2)
 - Interrupt configuration word (2)
 - IRIG A (2)
 - Samples configuration word (2)
 - Serial receiver/transmitter (2)
 - Status byte (2)
 - Formatter/FIFO (24)
 - Gate Width (10)
 - GLOSSARY (89)
 - Input Clock Generator (25)
 - Input Latch/Test Counter (24)
 - INTERRUPT CONFIGURATION WORD BIT ASSIGNMENTS (20)
 - IPP (3)
 - IRIG (2)
 - Receiver (2)
 - Peripheral
 - Radar Multiplexer (1)
 - Radar Timing Generator (1)
 - RMUX
 - Controller (1)
 - Sample Pulse Generator (26)
 - SPECIFICATIONS (22)
 - SPS (10)
 - STATUS BYTE BIT ASSIGNMENTS (21)
 - Subcycle Sampling (12)
 - Testing
 - Operational (1)
 - THEORY OF OPERATION (23)