

# IP CORE MANUAL



## AXI4–Stream Gate Substitution IP

px\_axispdti\_gatesub

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818–5900

<http://www.pentek.com/>

Copyright © 2016–2018

### **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
12/9/16	1.0	Initial Release
3/6/18	1.1	Updated <a href="#">Sect 2.5</a> in response to Knowledgebase Case 1547.

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON–INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail–safe or for use in any application requiring fail–safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2016–2018, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI–SIG are trademarks or registered trademarks of PCI–SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

		<i>Page</i>
<b><i>IP Facts</i></b>		
Description.....		5
Features .....		5
<b>Table 1–1: IP Facts Table.....</b>		<b>5</b>
<b><i>Chapter 1: Overview</i></b>		
1.1	Functional Description.....	7
	<b>Figure 1–1: AXI4–Stream Gate Substitution Core Block Diagram.....</b>	<b>7</b>
1.2	Applications .....	8
1.3	System Requirements.....	8
1.4	Licensing and Ordering Information.....	8
1.5	Contacting Technical Support .....	8
1.6	Documentation.....	9
<b><i>Chapter 2: General Product Specifications</i></b>		
2.1	Standards .....	11
2.2	Performance.....	11
	2.2.1 Maximum Frequencies .....	11
2.3	Resource Utilization .....	11
	<b>Table 2–1: Resource Usage and Availability .....</b>	<b>11</b>
2.4	Limitations and Unsupported Features .....	11
2.5	Generic Parameters.....	12
	<b>Table 2–2: Generic Parameters.....</b>	<b>12</b>
<b><i>Chapter 3: Port Descriptions</i></b>		
3.1	AXI4–Lite Core Interfaces .....	13
	3.1.1 Control/Status Register (CSR) Interface .....	13
	<b>Table 3–1: Control/Status Register (CSR) Interface Port Descriptions.....</b>	<b>13</b>
3.2	AXI4–Stream Core Interfaces .....	16
	3.2.1 Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface .....	16
	<b>Table 3–2: Combined Sample Data/ Timestamp/ Inforamtion Streams Interface Port Descriptions .....</b>	<b>16</b>
3.3	I/O Signals.....	18
	<b>Table 3–3: I/O Signals.....</b>	<b>18</b>

# Table of Contents

---



---

 Page

## Chapter 4: Register Space

	<b>Table 4–1: Register Space Memory Map .....</b>	<b>19</b>
4.1	Selection Control Register .....	19
	<b>Figure 4–1: Selection Control Register.....</b>	<b>19</b>
	<b>Table 4–2: Selection Control Register (Base Address + 0x00) .....</b>	<b>19</b>

## Chapter 5: Designing with the Core

5.1	General Design Guidelines .....	21
5.2	Clocking .....	21
5.3	Resets.....	21
5.4	Interrupts .....	21
5.5	Interface Operation .....	22
5.6	Programming Sequence .....	22
5.7	Timing Diagrams.....	22

## Chapter 6: Design Flow Steps

	<b>Figure 6–1: AXI4–Stream Gate Substitution Core in Pentek IP Catalog .....</b>	<b>23</b>
	<b>Figure 6–2: AXI4–Stream Gate Substitution Core IP Symbol .....</b>	<b>24</b>
6.2	User Parameters .....	24
6.3	Generating Output .....	24
6.4	Constraining the Core.....	25
6.5	Simulation .....	25
6.6	Synthesis and Implementation.....	25

## IP Facts

### Description

Pentek's Navigator™ AXI4–Stream Gate Substitution Core provides optional gate substitution of the gate bits within the input AXI4–Stream with a user gate input.

This core complies with the ARM® AMBA® AXI4 Specification and also provides a control/status register interface. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4–Stream Gate Substitution Core.

### Features

- Software programmable width of input data stream
- Supports up to 8 bytes wide input data stream
- Software programmable gate input width
- AXI4–Streams across input and output ports follow a format that combines sample data with its time–aligned timestamp and data information

Table 1–1: IP Facts Table	
<b>Core Specifics</b>	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	AXI4–Lite and AXI4–Stream
Resources	See <a href="#">Table 2–1</a>
<b>Provided with the Core</b>	
Design Files	VHDL
Example Design	Not Provided
Test Bench	N/A
Constraints File	Not Provided <sup>b</sup>
Simulation Model	N/A
Supported S/W Driver	HAL Software Support
<b>Tested Design Flows</b>	
Design Entry	Vivado® Design Suite 2016.3 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
<b>Support</b>	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*

## Chapter 1: Overview

---

---

### 1.1 Functional Description

The AXI4–Stream Gate Substitution Core accepts combined Sample Data/ Timestamp/ Information AXI4–Streams, which include sample data, timestamp with a time–aligned copy of the timing events (gate, sync, PPS), and data information.


This core implements a Gate Substitution Multiplexer which substitutes the gate bits of the input AXI Stream based on the selection bits defined in the Selection Control Register of the core. The user can perform three types of operation on the gate bits of the input AXI4–Stream.

- 1) Normal gate passed through from the input to output ports without substitution
- 2) Substitute the gate bits with user–defined gate input
- 3) Substitute the gate bits with output of the AND operation if the user–defined gate and the normal gate of the AXI4–Stream input

The select bits of the Selection Control Register within the Register Space of this core determine the gate substitution operation to be performed on the input AXI4–Stream. The Register Space of the core can be accessed through an AXI4–Lite Interface. The width of the input data stream can be defined using the generic parameter **num\_bytes** (see [Section 2.5](#)).

[Figure 1–1](#) is a top–level block diagram of the Pentek AXI4–Stream Gate Substitution Core. The modules within the block diagram are explained in the later sections of this manual.

**Figure 1-1: AXI4-Stream Gate Substitution Core Block Diagram**





## 1.1 Functional Description (continued)

- ❑ **AXI4–Stream Interface:** The AXI4–Stream Gate Substitution Core has two AXI4–Stream Interfaces. At the input, an AXI4–Stream Slave Interface is used to receive input data streams and at the output an AXI4–Stream Master Interface is used to transfer data streams through the output ports. For more details about the AXI4–Stream Interfaces, refer to [Section 3.2 AXI4–Stream Core Interfaces](#).
- ❑ **AXI4–Lite Interface:** This module implements a 32–bit AXI4–Lite Slave Interface to access the Register Space of the core. For additional details about the AXI4–Lite Interface, refer to [Section 3.1 AXI4–Lite Core Interfaces](#).
- ❑ **Register Space:** This module contains the Selection Control Register, which is used to control the select bits of the multiplexer. It can be accessed through the AXI4–Lite Interface.
- ❑ **Multiplexer:** This is a 4:1 multiplexer within the core, which is used to generate the output AXI4–Stream with appropriate gate substitution from input AXI4–Stream based on the select bits.

## 1.2 Applications

The AXI4–Stream Gate Substitution Core can be incorporated into any Kintex Ultra–scale FPGA where gate substitution of the input AXI4–Stream is required.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek’s Navigator FPGA Design Kits is available via e–mail ([fpgasupport@pentek.com](mailto:fpgasupport@pentek.com)) or by phone (201–818–5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) *Vivado Design Suite User Guide: Designing with IP*
- 2) *Vivado Design Suite User Guide: Programming and Debugging*
- 3) *ARM AMBA AXI4 Protocol Version 2.0 Specification*  
<http://www.arm.com/products/system-ip/amba-specifications.php>
- 4) *Xilinx Direct Digital Synthesizer Compiler Core: Product Guide*



*This page is intentionally blank*

## Chapter 2: General Product Specifications

---

### 2.1 Standards

The AXI4–Stream Gate Substitution Core has bus interfaces that comply with the [ARM AMBA AXI4–Lite Protocol Specification](#) and the [AMBA AXI4–Stream Protocol Specification](#).

### 2.2 Performance

The performance of the AXI4–Stream Gate Substitution Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The AXI4–Stream Gate Substitution Core has two incoming clock signals. The AXI4–Stream clock has a maximum frequency of 500 MHz while the clock across the AXI4–Lite interface has a maximum frequency of 250 MHz on a Kintex Ultrascale –2 speed grade FPGA. 250 MHz is typically the PCI Express (PCIe®) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the AXI4–Stream Gate Substitution Core is shown in [Table 2–1](#). Resources have been estimated for the Kintex Ultrascale XCKU060 –2 speed grade device. These values were generated using the Vivado Design Suite.

Resource	# Used
LUTs	20
Flip–Flops	167

**NOTE:** Actual utilization may vary based on the user design in which the AXI4–Stream Gate Substitution Core is incorporated.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

## 2.5 Generic Parameters

The generic parameters of the AXI4–Stream Gate Substitution Core are described in [Table 2–2](#). These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters		
Port/Signal Name	Type	Description
<b>num_bytes</b>	Integer	<b>Number of Bytes in Input AXI4-Stream:</b> This parameter indicates the width of the input data streams across the AXI4-Stream Slave Interface in bytes. It can take the values 1, 2, 3, 4, 6, and 8.
<b>num_gate_bits</b>		<b>Number of Bits in the Gate Input:</b> This parameter indicates the number of bits in the user gate input of the core. It can take the values 1, 2, 4 and 8. For single sample data - Gate is 1 bit For 2 samples per clock cycle data - gate is 2 bits wide For 4 samples per clock cycle data - gate is 4 bits wide For 8 samples per clock cycle data - gate is 8 bits wide

**NOTE:** For example, on the Pentek 71861 the gate is 1 bit wide, on the 71851 the gate is 2 bits wide, and on the 71841 the gate is 4 bits wide.

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4–Lite Core Interfaces](#)
- [AXI4–Stream Core Interfaces](#)
- [I/O Signals](#)

### 3.1 AXI4–Lite Core Interfaces

The AXI4–Stream Gate Substitution Core uses the Control/Status Register (CSR) interface to control, and receive status from, the user design.

#### 3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4–Lite Slave Interface that can be used to access the control register in the AXI4–Stream Gate Substitution Core. [Table 3–1](#) defines the ports in the CSR interface. See [Chapter 4](#) for a Control/Status Register memory map and bit definitions. See the [AMBA AXI4–Lite Specification](#) for more details on operation of the AXI4–Lite interfaces.

Port	Direction	Width	Description
<b>s_axi_csr_aclk</b>	Input	1	<b>Clock</b>
<b>s_axi_csr_aresetn</b>	Input	1	<b>Reset:</b> Active low. This signal will reset all control registers to their initial states.
<b>s_axi_csr_awaddr</b>	Input	7	<b>Write Address:</b> Address used for write operations. It must be valid when <b>s_axi_csr_awvalid</b> is asserted and must be held until <b>s_axi_csr_awready</b> is asserted by the AXI4–Stream Gate Substitution Core.
<b>s_axi_csr_awprot</b>	Input	3	<b>Protection:</b> The AXI4–Stream Gate Substitution Core ignores these bits.

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_awvalid</b>	Input	1	<b>Write Address Valid:</b> This input must be asserted to indicate that a valid write address is available on <b>s_axi_csr_awaddr</b> . The AXI4–Stream Gate Substitution Core asserts <b>s_axi_csr_awready</b> when it is ready to accept the address. The <b>s_axi_csr_awvalid</b> must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_awready</b> .
<b>s_axi_csr_awready</b>	Output	1	<b>Write Address Ready:</b> This output is asserted by the AXI4–Stream Gate Substitution Core when it is ready to accept the write address. The address is latched when <b>s_axi_csr_awvalid</b> and <b>s_axi_csr_awready</b> are high on the same cycle.
<b>s_axi_csr_wdata</b>	Input	32	<b>Write Data:</b> This data will be written to the address specified by <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wvalid</b> and <b>s_axi_csr_wready</b> are both asserted. The value must be valid when <b>s_axi_csr_wvalid</b> is asserted and held until <b>s_axi_csr_wready</b> is also asserted.
<b>s_axi_csr_wstrb</b>	Input	4	<b>Write Strobes:</b> This signal, when asserted, indicates the number of bytes of valid data on the <b>s_axi_csr_wdata</b> signal. Each of these bits, when asserted, indicate that the corresponding byte of <b>s_axi_csr_wdata</b> contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
<b>s_axi_csr_wvalid</b>	Input	1	<b>Write Valid:</b> This signal must be asserted to indicate that the write data is valid for a write operation. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle.
<b>s_axi_csr_wready</b>	Output	1	<b>Write Ready:</b> This signal is asserted by the AXI4–Stream Gate Substitution Core when it is ready to accept data. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle, assuming that the address has already or simultaneously been submitted.
<b>s_axi_csr_bresp</b>	Output	2	<b>Write Response:</b> The AXI4–Stream Gate Substitution Core indicates success or failure of a write transaction through this signal, which is valid when <b>s_axi_csr_bvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .



Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_bready</b>	Input	1	<b>Write Response Ready:</b> This signal must be asserted by the user logic when it is ready to accept the Write Response.
<b>s_axi_csr_bvalid</b>	Output	1	<b>Write Response Valid:</b> This signal is asserted by the AXI4–Stream Gate Substitution Core when the write operation is complete and the Write Response is valid. It is held until <b>s_axi_csr_bready</b> is asserted by the user logic.
<b>s_axi_csr_araddr</b>	Input	7	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the AXI4–Stream Gate Substitution Core.
<b>s_axi_csr_arprot</b>	Input	3	<b>Protection:</b> These bits are ignored by the AXI4–Stream Gate Substitution Core
<b>s_axi_csr_arvalid</b>	Input	1	<b>Read Address Valid:</b> This input must be asserted to indicate that a valid read address is available on the <b>s_axi_csr_araddr</b> . The AXI4–Stream Gate Substitution Core asserts <b>s_axi_csr_arready</b> when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_arready</b> .
<b>s_axi_csr_arready</b>	Output	1	<b>Read Address Ready:</b> This output is asserted by the AXI4–Stream Gate Substitution Core when it is ready to accept the read address. The address is latched when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rdata</b>	Output	32	<b>Read Data:</b> This value is the data read from the address specified by the <b>s_axi_csr_araddr</b> when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rresp</b>	Output	2	<b>Read Response:</b> The AXI4–Stream Gate Substitution Core indicates success or failure of a read transaction through this signal, which is valid when <b>s_axi_csr_rvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_rvalid</b>	Output	1	<b>Read Data Valid:</b> This signal is asserted by the AXI4–Stream Gate Substitution Core when the read is complete and the read data is available on <b>s_axi_csr_rdata</b> . It is held until <b>s_axi_csr_rready</b> is asserted by the user logic.
<b>s_axi_csr_rready</b>	Input	1	<b>Read Data Ready:</b> This signal is asserted by the user logic when it is ready to accept the Read Data.

### 3.2 AXI4–Stream Core Interfaces

The AXI4–Stream Gate Substitution Core has the following AXI4–Stream Interfaces, used to receive and transfer data streams.

- Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface: This core implements two of these AXI4–Stream interfaces across the input and output to receive and transfer data streams.

#### 3.2.1 Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface

The Pentek Jade series board products have AXI4–Streams that follow a combined Sample Data/ Timestamp/ Information Stream format. This type of data stream combines sample data with its time–aligned timestamp and data information. There is an AXI4–Stream Slave Interface across the input to receive AXI4–Streams and an AXI4–Stream Master Interface across the output to transfer AXI4–Streams.

[Table 3–2](#) defines the ports in the AXI4–Stream Slave and Master Combined Sample Data/ Timestamp/ Information Stream Interfaces. See the [AMBA AXI4–Stream Specification](#) for more details on the operation of the AXI4–Stream Interface..

Table 3-2: Combined Sample Data/ Timestamp/ Inforamtion Streams Interface Port Descriptions			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface</b>			
<b>axis_aclk</b>	Input	1	<b>AXI Stream Clock</b>
<b>axis_aresetn</b>			<b>Reset: Active Low.</b>
<b>s_axis_pdti_tdata</b>		depends on the generic parameter <b>data_byte_width</b>	<b>Input Data</b>

Table 3-2: Combined Sample Data/ Timestamp/ Inforamtion Streams Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>AXI4-Stream Slave Interface (continued)</b>			
s_axis_pdti_tvalid	Input	1	<b>Input Data Valid:</b> Asserted when data is valid on s_axis_pdti_tdata.
s_axis_pdti_tuser		128	<p><b>Sideband Information:</b> This is the user defined sideband information transmitted alongside the data stream.</p> <p><b>tuser [63:0] - Timestamp[63:0]</b>  <b>tuser [71:64] - Gate Positions</b>  <b>tuser [79:72] - Sync Positions</b>  <b>tuser [87:80] - PPS Positions</b>  <b>tuser [91:88] - Samples per clock cycle</b>  <b>tuser [92] - I/Q data of the sample</b>                      0 = I; 1 = Q  <b>tuser [94:93] - Data Format =&gt; 0 = 8-bit; 1 = 16-bit;</b>                      2 = 24-bit; 3 = 32-bit  <b>tuser [95] - Data Type =&gt; 0 = Real; 1 = I/Q</b>  <b>tuser [103:96] - channel [7:0]</b>  <b>tuser [127:104] - Reserved</b>                      Note: The bits [103:96] define the channel number in the user design from where the data is being received.</p>
<b>AXI4-Stream Master Interface</b>			
m_axis_pdti_tdata	Output	depends on the generic parameter <b>data_byte_width</b>	<b>Output Data:</b> This is the output data from the AXI4-Stream Gate Substitution Core.
m_axis_pdti_tvalid		1	<b>Output Data Valid:</b> Asserted when data is valid on m_axis_pdti_tdata.
m_axis_pdti_tuser		128	<p><b>Output Sideband Information:</b> This is the user defined sideband information transmitted alongside the data stream.</p> <p><b>tuser [63:0] - Timestamp[63:0]</b>  <b>tuser [71:64] - Gate Positions</b>  <b>tuser [79:72] - Sync Positions</b>  <b>tuser [87:80] - PPS Positions</b>  <b>tuser [91:88] - Samples per clock cycle</b>  <b>tuser [92] - I/Q data of the sample</b>                      0 = I; 1 = Q  <b>tuser [94:93] - Data Format =&gt; 0 = 8-bit; 1 = 16-bit;</b>                      2 = 24-bit; 3 = 32-bit  <b>tuser [95] - Data Type =&gt; 0 = Real; 1 = I/Q</b>  <b>tuser [103:96] - channel [7:0]</b>  <b>tuser [127:104] - Reserved</b>                      Note: The bits [103:96] define the channel number in the user design from where the data is being received.</p>

### 3.3 I/O Signals

The I/O port/ signal description of the top level module of the AXI4–Stream Gate Substitution Core is discussed in [Table 3-3](#)..

Table 3-3: I/O Signals			
Port/ Signal Name	Type	Direction	Description
<b>gate_in</b>	std_logic_vector	Input	<b>User Gate Input:</b> This is the user gate input to the core which substitutes the gate in the input AXI4-Stream based on the user application requirement.

## Chapter 4: Register Space

This chapter provides the memory map and register descriptions for the register space of the AXI4–Stream Gate Substitution Core. The memory map is provided in [Table 4–1](#).

Register Name	Address (Base Address +)	Access	Description
<b>Selection Control Register</b>	0x00	R/W	Controls the selection bits of the gate substitution multiplexer.

### 4.1 Selection Control Register

This register controls the select bits of the gate substitution multiplexer which determines the gate substitution operation on the input AXI Stream of the core. The Selection Control Register is illustrated in [Figure 4–1](#) and described in [Table 4–2](#).

**Figure 4–1: Selection Control Register**



Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1:0	seelct_bits	00	R/W	<b>Select Bits:</b> These bits are the select bits of the gate substitution multiplexer. 00 - Normal gate passed through without substitution 01 - User input gate subsituted in the gate bits of input AXI Stream 10, 11 - Output of AND operation of the user gate input and normal gate in the input AXI4-Stream is substitued in the gate bits

*This page is intentionally blank*

## Chapter 5: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the AXI4–Stream Gate Substitution Core.

### 5.1 General Design Guidelines

The AXI4–Stream Gate Substitution Core provides the required logic to substitute the gate bits of the input AXI Stream based on the user application requirement. This IP core supports AXI4–Lite and AXI4–Stream user interfaces. The user can customize the core by setting the generic parameters based as described in [Section 2.5](#).

### 5.2 Clocking

AXI4–Stream Clock: **axis\_aclk**

This clock is used to clock the input and output ports of the core.

CSR Clock: **s\_axi\_csr\_aclk**

This clock is used to clock the AXI4–Lite Interface of the core.

### 5.3 Resets

Main reset: **axis\_aresetn**

This is an active low reset synchronous with **axis\_aclk**.

CSR Reset: **s\_axi\_csr\_aresetn**

This is an active low reset synchronous with **s\_axi\_csr\_clk**.

### 5.4 Interrupts

This section is not applicable to this IP core.

## 5.5 Interface Operation

**CSR Interface:** This is the Control/Status Register Interface and is associated with `s_axi_csr_clk`. It is a standard AXI4–Lite Slave interface. See [Chapter 4](#) for the control register memory map, which provides more details on the registers that can be accessed through this interface.

**Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interfaces:** This core implements two of these AXI4–Stream interfaces across the input and output to receive, and transfer AXI PDTI streams, and is associated with `s_axis_clk`. For more details about this interface please refer to [Section 3.2.1](#).

## 5.6 Programming Sequence

This section briefly describes the programming sequence of registers in the AXI4–Stream Gate Substitution Core.

- 1) Assign desired values to the generic parameters.
- 2) Set the control register with the required value.
- 3) Observe the outputs across the output ports.

## 5.7 Timing Diagrams

This section is not applicable to this IP core.




## Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4–Stream Gate Substitution Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as `px_axispdti_gatesub_v1_0` as shown in [Figure 6–1](#).


**Figure 6–1: AXI4–Stream Gate Substitution Core in Pentek IP Catalog**



## 6.1 Pentek IP Catalog (continued)

When you select the `px_axispdtdi_gatesub_v1_0` core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 6–2](#)). The core's symbol is the box on the left side.

**Figure 6–2: AXI4–Stream Gate Substitution Core IP Symbol**



## 6.2 User Parameters

The user parameters of this core are described in [Section 2.5](#) of this user manual.

## 6.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide – Designing with IP](#).

## 6.4 Constraining the Core

This section contains information about constraining the AXI4–Stream Gate Substitution Core in Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the AXI4–Stream Gate Substitution Core. Clock constraints can be applied in the top–level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### Clock Frequencies

The clock (`s_axi_csr_aclk`) can take frequencies up to 250 MHz. The sample clock (`s_axis_aclk`) has a maximum frequency of 500 MHz.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 6.5 Simulation

This section is not applicable to this IP core.

## 6.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide – Designing with IP](#).

*This page is intentionally blank*