

# IP CORE MANUAL



## AXI4–Stream Data Flow Control and Packetizer IP

px\_axis\_pdti2ppkt\_1

**PENTEK**

Pentek, Inc.  
One Park Way  
Upper Saddle River, NJ 07458  
(201) 818–5900  
<http://www.pentek.com/>

Copyright © 2017

### **Manual Revision History**

<b><u>Date</u></b>	<b><u>Version</u></b>	<b><u>Comments</u></b>
12/09/16	1.0	Initial Release
7/10/17	1.1	Revised <a href="#">Table 4–5</a>
7/31/17	1.2	Revised <a href="#">Sect 4.10</a> , <a href="#">Sect 4.11</a> , and <a href="#">Sect 4.12</a> to include bad_trigger.

### **Legal Notices**

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON–INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek’s limited warranty, please refer to Pentek’s Ordering and Warranty information which can be viewed at <http://www.pentek.com/contact/customerinfo.cfm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail–safe or for use in any application requiring fail–safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### **Copyright**

Copyright © 2017, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI–SIG are trademarks or registered trademarks of PCI–SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

		<i>Page</i>
<b><i>IP Facts</i></b>		
Description.....		7
Features .....		7
<b>Table 1–1: IP Facts Table.....</b>		<b>7</b>
<b><i>Chapter 1: Overview</i></b>		
1.1	Functional Description.....	9
	<b>Figure 1–1: AXI4–Stream Data Flow Control and Packetizer Core Block Diagram.....</b>	<b>10</b>
1.2	Applications .....	11
1.3	System Requirements.....	11
1.4	Licensing and Ordering Information.....	12
1.5	Contacting Technical Support .....	12
1.6	Documentation.....	12
<b><i>Chapter 2: General Product Specifications</i></b>		
2.1	Standards .....	13
2.2	Performance.....	13
	2.2.1 Maximum Frequencies .....	13
2.3	Resource Utilization .....	13
	<b>Table 2–1: Resource Usage and Availability .....</b>	<b>13</b>
2.4	Limitations and Unsupported Features .....	14
2.5	Generic Parameters.....	14
<b><i>Chapter 3: Port Descriptions</i></b>		
3.1	AXI4–Lite Core Interfaces .....	15
	3.1.1 Control/Status Register (CSR) Interface .....	15
	<b>Table 3–1: Control/Status Register (CSR) Interface Port Descriptions.....</b>	<b>15</b>
3.2	AXI4–Stream Core Interfaces .....	18
	3.2.1 Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface .....	18
	<b>Table 3–2: Combined Sample Data/ Timestamp/ Information Streams Interface Port Descriptions .....</b>	<b>18</b>
	3.2.2 Packetized Sample Data/ Timestamp/ Information Streams (PPKT) Interface .....	20
	<b>Table 3–3: Packetized Sample Data/ Timestamp/ Information Streams Interface Port Descriptions .....</b>	<b>20</b>

# Table of Contents

---



---

 Page

## Chapter 4: Register Space

	<b>Table 4–1: Register Space Memory Map .....</b>	<b>23</b>
4.1	Mode Control Register .....	24
	<b>Figure 4–1: Mode Control Register.....</b>	<b>24</b>
	<b>Table 4–2: Mode Control Register (Base Address + 0x00) .....</b>	<b>24</b>
4.2	Trigger Clear Register.....	26
	<b>Figure 4–2: Trigger Clear Register .....</b>	<b>26</b>
	<b>Table 4–3: Trigger Clear Register (Base Address + 0x04).....</b>	<b>26</b>
4.3	Trigger Delay Value Register .....	27
	<b>Figure 4–3: Trigger Delay Value Register .....</b>	<b>27</b>
	<b>Table 4–4: Trigger Delay Value Register (Base Address + 0x08).....</b>	<b>27</b>
4.4	Trigger Length Value Register .....	28
	<b>Figure 4–4: Trigger Length Value Register .....</b>	<b>28</b>
	<b>Table 4–5: Trigger Length Value Register (Base Address + 0x0C).....</b>	<b>28</b>
4.5	Timestamp Start (Lower) Register.....	29
	<b>Figure 4–5: Timestamp Start (Lower) Register.....</b>	<b>29</b>
	<b>Table 4–6: Timestamp Start (Lower) Register (Base Address + 0x10).....</b>	<b>29</b>
4.6	Timestamp Start (Upper) Register.....	30
	<b>Figure 4–6: Timestamp Start (Upper) Register.....</b>	<b>30</b>
	<b>Table 4–7: Timestamp Start (Upper) Register (Base Address + 0x14).....</b>	<b>30</b>
4.7	Timestamp End (Lower) Register.....	31
	<b>Figure 4–7: Timestamp End (Lower) Register .....</b>	<b>31</b>
	<b>Table 4–8: Timestamp End (Lower) Register (Base Address + 0x18).....</b>	<b>31</b>
4.8	Timestamp End (Upper) Register .....	32
	<b>Figure 4–8: Timestamp End (Upper) Register .....</b>	<b>32</b>
	<b>Table 4–9: Timestamp End (Upper) Register (Base Address + 0x1C).....</b>	<b>32</b>
4.9	Status Register .....	33
	<b>Figure 4–9: Status Register .....</b>	<b>33</b>
	<b>Table 4–10: Status Register (Base Address + 0x20).....</b>	<b>33</b>
4.10	Interrupt Enable Register .....	35
	<b>Figure 4–10: Interrupt Enable Register .....</b>	<b>35</b>
	<b>Table 4–11: Interrupt Enable Register (Base Address + 0x34).....</b>	<b>35</b>
4.11	Interrupt Status Register .....	37
	<b>Figure 4–11: Interrupt Status Register .....</b>	<b>37</b>
	<b>Table 4–12: Interrupt Status Register (Base Address + 0x38) .....</b>	<b>37</b>
4.12	Interrupt Flag Register .....	39
	<b>Figure 4–12: Interrupt Flag Register.....</b>	<b>39</b>
	<b>Table 4–13: Interrupt Flag Register (Base Address + 0x3C).....</b>	<b>39</b>

## Chapter 5: Designing with the Core

## Table of Contents

---

	<i>Page</i>
5.1	General Design Guidelines.....41
5.2	Clocking .....41
5.3	Resets .....41
5.4	Interrupts .....41
5.5	Interface Operation.....42
5.6	Programming Sequence.....42
5.7	Timing Diagrams .....43

### *Chapter 6: Design Flow Steps*

6.1	Pentek IP Catalog.....45
	<b>Figure 6–1: AXI4–Stream Data Flow Control and Packetizer Core in Pentek IP Catalog...45</b>
	<b>Figure 6–2: AXI4–Stream Data Flow Control and Packetizer Core IP Symbol.....46</b>
6.2	User Parameters.....46
6.3	Generating Output .....46
6.4	Constraining the Core.....47
6.5	Simulation.....48
	<b>Table 6–1: Test Parameters File Contents and Parameter Descriptions .....48</b>
	<b>Figure 6–3: AXI4–Stream Data Flow Control and Packetizer Core</b>
	<b>Test Bench Simulation Output .....49</b>

## *Table of Contents*

---

---

*Page*

*This page is intentionally blank*

## IP Facts

### Description

Pentek's Navigator™ AXI4–Stream Data Flow Control and Packetizer Type–1 Core controls the flow of input AXI4–Stream and generates a packed output AXI4–Stream, where the start and end of packet are controlled either by a gate signal or trigger signal or a timestamp range. This core is a Packetizer Type–1 core which accepts input data with only single sample per clock cycle. This core generates a data acquisition gate signal based on the selected source (gate/ trigger/ timestamp range) to control the data flow, and generates packed data synchronized to the acquisition gate.

This core complies with the ARM® AMBA® AXI4 Specification and also provides a control/status register interface. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4–Stream Data Flow Control and Packetizer Core.

### Features

- Supports I/Q packed and 16–bit real input data streams
- Supports only single–sample–per–clock–cycle input data streams
- Register access through AXI4–Lite interface
- Start and end of packet can be controlled by gate or trigger or a timestamp range which is user–defined
- User–programmable trigger length, trigger delay, and timestamp range
- Generates interrupts for start and end of acquisition gate
- Supports user–defined gate signal

Table 1–1: IP Facts Table	
<b>Core Specifics</b>	
Supported Design Family <sup>a</sup>	Kintex® Ultrascale
Supported User Interfaces	AXI4–Lite and AXI4–Stream
Resources	See <a href="#">Table 2–1</a>
<b>Provided with the Core</b>	
Design Files	VHDL
Example Design	Not Provided
Test Bench	VHDL
Constraints File	Not Provided <sup>b</sup>
Simulation Model	VHDL
Supported S/W Driver	HAL Software Support
<b>Tested Design Flows</b>	
Design Entry	Vivado® Design Suite 2017.1 or later
Simulation	Vivado VSim
Synthesis	Vivado Synthesis
<b>Support</b>	
Provided by Pentek <a href="mailto:fpgasupport@pentek.com">fpgasupport@pentek.com</a>	

a.For a complete list of supported devices, see the [Vivado Design Suite Release Notes](#).

b.Clock constraints can be applied at the top level module of the user design.

*This page is intentionally blank*



## Chapter 1: Overview

---

### 1.1 Functional Description

The Packetizer Core (Pentek AXI4–Stream Data Flow Control and Packetizer Core) accepts combined Sample Data/ Timestamp/ Information AXI4–Streams, which include sample data, a timestamp with a time–aligned copy of the timing events (gate, sync, PPS), and data information (see [Section 3.2](#)), and generates packed output AXI4–Streams which include the packetized data, timestamp, and data information.

This core has a Register Space which includes the control, status, and interrupt registers, which can be accessed using the AXI4–Lite Interface as shown in [Figure 1–1](#). It also has an AXI Clock Converter Core in order to operate the Register Space in the AXI4–Stream clock domain.

The Packetizer Core has a Gate/ Trigger Generator Module which generates a data acquisition gate signal to control the data flow based on the mode select bits defined in the mode control register of the core (see [Section 4.1](#)). The Packetizer Core can operate in four modes, where each mode defines the source of the data acquisition gate signal.


- **Gate mode:** The data acquisition gate signal is generated from the input gate signal or a user–defined gate signal. Users can define a gate signal by enabling the local gate mode in the mode control register, and then defining the local gate bit (see [Table 4–2](#)).
- **Trigger mode:** The gate input signal is used as a trigger to generate a data acquisition gate signal which has a trigger delay and trigger length defined by the control registers in the Register Space (see [Chapter 4](#)).
- **Trigger Hold mode:** The gate input signal is used as a trigger to generate a data acquisition gate signal which remains active until the Trigger Control State Machine is reset.
- **Timestamp mode:** The data acquisition gate signal is generated for a timestamp range defined by the user through the timestamp control registers (see [Chapter 4](#)).

The Packetizer Core has a Trigger Control State Machine which is used to generate the packetized data output for the acquisition gate period. The mode control register is used to control the Trigger Control State Machine (see [Table 4–2](#)). The Packetizer Core also provides edge detection of the active data acquisition gate period for use in creating gate event interrupts.

[Figure 1–1](#) is a top–level block diagram of the Pentek AXI4–Stream Data Flow Control and Packetizer Core. The modules within the block diagram are explained in the later sections of this user manual.

## 1.1 Functional Description (continued)

**Figure 1–1: AXI4–Stream Data Flow Control and Packetizer Core Block Diagram**



- ❑ **AXI Clock Converter Core:** The AXI Clock Converter Core is included in the [Xilinx AXI Interconnect Core](#) and is used to connect one AXI memory–mapped slave to another AXI memory–mapped master which is operating in a different clock domain. In the Packetizer Core, the AXI Clock Converter Core is used to operate the Register Space in the AXI4–Stream clock domain (`s_axis_aclk`).
- ❑ **AXI4–Lite Interface:** This module implements a 32–bit AXI4–Lite Slave interface to access the Register Space. For additional details about the AXI4–Lite Interface, refer to [Section 3.1 AXI4–Lite Core Interfaces](#).
- ❑ **Register Space:** This module contains the control and status registers including Interrupt Enable, Interrupt Flag and Interrupt Status registers. Registers are accessed through the AXI4–Lite interface.
- ❑ **AXI4–Stream Interfaces:** The Packetizer Core has two AXI4–Stream Interfaces. At the input, an AXI4–Stream Slave Interface is used to receive AXI4–Streams and at the output an AXI4–Stream Master Interface is used to transfer packed AXI4–Streams through the output ports. For more details about the AXI4–Stream Interfaces refer to [Section 3.2 AXI4–Stream Core Interfaces](#).
- ❑ **Input Registers:** The Input Registers module is used to store the input AXI4–Stream data into registers.

## 1.1 Functional Description (continued)

- ❑ **Gate/ Trigger Generator Module:** This module is used to generate an acquisition gate signal based on the selected mode. The Gate/ Trigger generator module has the following blocks:
  - **Xilinx DSP48E2:** The Xilinx DSP48E2 slices which are used as down counters for the trigger length, and trigger delay, so that the output data acquisition signal of the module has the desired length and delay when operating in Trigger mode.
  - **Xilinx DSP48 Macros:** These cores are implemented as comparators required to compare the timestamp of the input stream with the timestamp defined in the timestamp control registers. This comparison is used to generate the acquisition gate signal for the desired timestamp range when the core is operating in Timestamp mode.
- ❑ **Trigger Control State Machine:** This state machine is used generate packed output data streams based on the acquisition gate, and the values defined in the mode control register. This state machine has three states:
  - **Reset** – The Reset state resets the state machine based on the input reset signal (`s_axis_aresetn`) from the input AXI4–Stream Slave Interface.
  - **Wait for Trigger Arm** – When the state machine is in the Wait for Arm state, it waits for the trigger arm signal, from the mode control register, to go High.
  - **Armed** – Once in the Armed State, the core waits for the data acquisition gate signal to go High when a valid input is available on the input AXI4–Stream Slave Interface. When the acquisition gate signal goes High, output packed data streams are generated based on the data mode selected.
- ❑ **FIFO:** This is a clock domain crossing FIFO, which is used to return the interrupt output. This FIFO receives the interrupt generated within the core in the AXI4–Stream clock domain and delivers the value to the interrupt output port in the CSR clock (`s_axi_csr_aclk`) domain.

## 1.2 Applications

The AXI4–Stream Data Flow Control and Packetizer Core can be incorporated into any Kintex Ultrascale FPGA where data flow control and packetization of input AXI4–Stream is required.

## 1.3 System Requirements

For a list of system requirements, see the [Vivado Design Suite Release Notes](#).

## 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information ([www.pentek.com](http://www.pentek.com)).

## 1.5 Contacting Technical Support

Technical Support for Pentek’s Navigator FPGA Design Kits is available via e-mail ([fpgasupport@pentek.com](mailto:fpgasupport@pentek.com)) or by phone (201–818–5900 ext. 238, 9 am to 5 pm EST).

## 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) *Vivado Design Suite User Guide: Designing with IP*
- 2) *Vivado Design Suite User Guide: Programming and Debugging*
- 3) *ARM AMBA AXI4 Protocol Version 2.0 Specification*  
<http://www.arm.com/products/system-ip/amba-specifications.php>

## Chapter 2: General Product Specifications

---

### 2.1 Standards

The AXI4–Stream Data Flow Control and Packetizer Core has bus interfaces that comply with the [ARM AMBA AXI4–Lite Protocol Specification](#) and the [AMBA AXI4–Stream Protocol Specification](#).

### 2.2 Performance

The performance of the Packetizer Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

#### 2.2.1 Maximum Frequencies

The Packetizer Core has two incoming clock signals. The AXI4–Stream clock has a maximum frequency of 350 MHz while the CSR clock across the AXI4–Lite interface has a maximum frequency of 250 MHz on a Kintex Ultrascale –2 speed grade FPGA. 250 MHz is typically the PCI Express (PCIe®) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the Packetizer Core is shown in [Table 2–1](#). Resources have been estimated for the Kintex Ultrascale XCKU060 –2 speed grade device. These values were generated using the Vivado Design Suite.

Resource	# Used
LUTs	705
Flip–Flops	1861
Memory LUTs	124
DSP	6

**NOTE:** Actual utilization may vary based on the user design in which the Packetizer Core is incorporated.

## **2.4 Limitations and Unsupported Features**

- ❑ This core supports only single–sample–per–clock–cycle data streams.
- ❑ The input data streams must be either 16–bit real or 16–bit I/Q packed values.

## **2.5 Generic Parameters**

This section is not applicable to this IP core.

## Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- [AXI4–Lite Core Interfaces](#)
- [AXI4–Stream Core Interfaces](#)

### 3.1 AXI4–Lite Core Interfaces

The AXI4–Stream Data Flow Control and Packetizer Core uses the Control/Status Register (CSR) interface to control, and receive status from, the user design.

#### 3.1.1 Control/Status Register (CSR) Interface

The CSR interface is an AXI4–Lite Slave Interface that can be used to access the control and status registers in the Packetizer Core. [Table 3–1](#) defines the ports in the CSR interface. See [Chapter 4](#) for a Control/Status Register memory map and bit definitions. See the [AMBA AXI4–Lite Specification](#) for more details on operation of the AXI4–Lite interfaces.

Port	Direction	Width	Description
<b>s_axi_csr_aclk</b>	Input	1	<b>Clock</b>
<b>s_axi_csr_aresetn</b>	Input	1	<b>Reset:</b> Active low. This signal will reset all control registers to their initial states.
<b>s_axi_csr_awaddr</b>	Input	6	<b>Write Address:</b> Address used for write operations. It must be valid when <b>s_axi_csr_awvalid</b> is asserted and must be held until <b>s_axi_csr_awready</b> is asserted by the Packetizer Core. Note that the Register Space registers occupy an address range of [Base Address + (0x00 to 0x1C)].
<b>s_axi_csr_awprot</b>	Input	3	<b>Protection:</b> The Packetizer Core ignores these bits.
<b>s_axi_csr_awvalid</b>	Input	1	<b>Write Address Valid:</b> This input must be asserted to indicate that a valid write address is available on <b>s_axi_csr_awaddr</b> . The Packetizer Core asserts <b>s_axi_csr_awready</b> when it is ready to accept the address. The <b>s_axi_csr_awvalid</b> must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_awready</b> .

Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_awready</b>	Output	1	<b>Write Address Ready:</b> This output is asserted by the Packetizer Core when it is ready to accept the write address. The address is latched when <b>s_axi_csr_awvalid</b> and <b>s_axi_csr_awready</b> are high on the same cycle.
<b>s_axi_csr_wdata</b>	Input	32	<b>Write Data:</b> This data will be written to the address specified by <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wvalid</b> and <b>s_axi_csr_wready</b> are both asserted. The value must be valid when <b>s_axi_csr_wvalid</b> is asserted and held until <b>s_axi_csr_wready</b> is also asserted.
<b>s_axi_csr_wstrb</b>	Input	4	<b>Write Strobes:</b> This signal, when asserted, indicates the number of bytes of valid data on the <b>s_axi_csr_wdata</b> signal. Each of these bits, when asserted, indicate that the corresponding byte of <b>s_axi_csr_wdata</b> contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.
<b>s_axi_csr_wvalid</b>	Input	1	<b>Write Valid:</b> This signal must be asserted to indicate that the write data is valid for a write operation. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle.
<b>s_axi_csr_wready</b>	Output	1	<b>Write Ready:</b> This signal is asserted by the Packetizer Core when it is ready to accept data. The value on <b>s_axi_csr_wdata</b> is written into the register at address <b>s_axi_csr_awaddr</b> when <b>s_axi_csr_wready</b> and <b>s_axi_csr_wvalid</b> are high on the same cycle, assuming that the address has already or simultaneously been submitted.
<b>s_axi_csr_bresp</b>	Output	2	<b>Write Response:</b> The Packetizer Core indicates success or failure of a write transaction through this signal, which is valid when <b>s_axi_csr_bvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_bready</b>	Input	1	<b>Write Response Ready:</b> This signal must be asserted by the user logic when it is ready to accept the Write Response.
<b>s_axi_csr_bvalid</b>	Output	1	<b>Write Response Valid:</b> This signal is asserted by the Packetizer Core when the write operation is complete and the Write Response is valid. It is held until <b>s_axi_csr_bready</b> is asserted by the user logic.



Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
<b>s_axi_csr_araddr</b>	Input	6	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the Packetizer Core.
<b>s_axi_csr_arprot</b>	Input	3	<b>Protection:</b> These bits are ignored by the Packetizer Core
<b>s_axi_csr_arvalid</b>	Input	1	<b>Read Address Valid:</b> This input must be asserted to indicate that a valid read address is available on the <b>s_axi_csr_araddr</b> . The Packetizer Core asserts <b>s_axi_csr_arready</b> when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of <b>s_axi_csr_arready</b> .
<b>s_axi_csr_arready</b>	Output	1	<b>Read Address Ready:</b> This output is asserted by the Packetizer Core when it is ready to accept the read address. The address is latched when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rdata</b>	Output	32	<b>Read Data:</b> This value is the data read from the address specified by the <b>s_axi_csr_araddr</b> when <b>s_axi_csr_arvalid</b> and <b>s_axi_csr_arready</b> are high on the same cycle.
<b>s_axi_csr_rresp</b>	Output	2	<b>Read Response:</b> The Packetizer Core indicates success or failure of a read transaction through this signal, which is valid when <b>s_axi_csr_rvalid</b> is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the <a href="#">AMBA AXI Specification</a> .
<b>s_axi_csr_rvalid</b>	Output	1	<b>Read Data Valid:</b> This signal is asserted by the Packetizer Core when the read is complete and the read data is available on <b>s_axi_csr_rdata</b> . It is held until <b>s_axi_csr_rready</b> is asserted by the user logic.
<b>s_axi_csr_rready</b>	Input	1	<b>Read Data Ready:</b> This signal is asserted by the user logic when it is ready to accept the Read Data.
<b>irq</b>	Output	1	<b>Interrupt:</b> This is an active high, edge–type interrupt output.

### 3.2 AXI4–Stream Core Interfaces

The Packetizer Core has the following AXI4–Stream Interfaces, used to receive and transfer data streams.

- Combined Sample Data/ Timestamp/ Information Stream (PDTI) Interface: This is an AXI4–Stream Slave Interface of the core used to receive AXI4–Streams in the PDTI format.
- Packetized Sample Data/ Timestamp/ Information Stream (PPKT) Interface: This is an AXI4–Stream Master Interface of the core used to transfer packed AXI4–Streams in the PPKT format.

#### 3.2.1 Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface

The Pentek Jade series board products have AXI4–Streams that follow a combined Sample Data/ Timestamp/ Information Stream (PDTI) format. This type of data stream combines sample data with its time–aligned timestamp and data information. There is an AXI4–Stream Slave Interface across the input to receive AXI4–Streams in the PDTI format. [Table 3–2](#) defines the ports in the AXI4–Stream Slave Combined Sample Data/ Timestamp/ Information Stream Interface. See the [AMBA AXI4–Stream Specification](#) for more details on the operation of the AXI4–Stream Interface.

Port	Direction	Width	Description
s_axis_aclk	Input	1	<b>AXI4–Stream Clock</b>
s_axis_aresetn	Input	1	<b>Reset:</b> Active Low.
s_axis_pdti_tdata	Input	32	<b>Input Data:</b> This is the input data stream. <b>tdata[15:0] = Real value [15:0] when data type – Real = I [15:0] when data type – I/Q</b> <b>tdata[31:16] = 0 or duplicate real when data type – Real = Q [15:0] when data type – I/Q</b> <b>tdata[31:0]= I or Q data when data is in unpacked IQ format</b>

Table 3-2: Combined Sample Data/ Timestamp/ Information Streams Interface Port Descriptions (Continued)			
Port	Direction	Width	Description
s_axis_pdti_tvalid	Input	1	<b>Input Data Valid:</b> Asserted when data is valid on s_axis_pdti_tdata.
s_axis_pdti_tuser	Input	128	<p><b>Sideband Information:</b> This is the user-defined sideband information received alongside the data stream.</p> <p><b>tuser [63:0] – Timestamp[63:0]</b>  <b>tuser [71:64] – Gate Positions</b>  <b>tuser [79:72] – Sync Positions</b>  <b>tuser [87:80] – PPS Positions</b>  <b>tuser [91:88] – Samples per clock cycle</b>  <b>tuser[92] – I/Q data of the sample =&gt; 0 = I ; 1 = Q</b>  <b>tuser [94:93] – Data Format =&gt; 0 = 8-bit; 1 = 16-bit; 2 = 24-bit; 3 = 32-bit</b>  <b>tuser [95] – Data Type =&gt; 0 = Real; 1 = I/Q</b>  <b>tuser [103:96] – channel [7:0]</b>  <b>tuser [127:104] – Reserved</b></p> <p>Note: The bits [103:96] define the channel number in the user design from where the data is being received.</p>

## 3.2 AXI4–Stream Core Interfaces (continued)

### 3.2.2 Packetized Sample Data/ Timestamp/ Information Streams (PPKT) Interface

The Pentek Jade series board products have packed AXI4–Streams that follow a Packetized Sample Data/ Timestamp/ Information Stream (PPKT) format. This type of data stream contains packed sample data streams used as input to DMAs. The start of packet (SOP) and **tlast** signals are used to mark the start and end of gate acquisition data. There is an AXI4–Stream Master Interface across the output to transfer AXI4–Streams in the PPKT format. [Table 3–3](#) defines the ports in the AXI4–Stream Master Packetized Sample Data/ Timestamp/ Information Stream Interface. See the [AMBA AXI4–Stream Specification](#) for more details on the operation of the AXI4–Stream Interface.

**Table 3–3: Packetized Sample Data/ Timestamp/ Information Streams Interface Port Descriptions**

Port	Direction	Width	Description
<b>m_axis_ppkt_tdata</b>	Output	32	<p><b>Output Data:</b> This is the output packed data stream. The packaged data format varies for Real and I/Q data types.</p> <p><b>Packed Real Data:</b> Real data is packed with two consecutive real samples stored in each 32–bit output data word.</p> <p>First sample is placed into bits 15:0 Second sample is placed into bits 31:16</p> <p><b>I/Q Packed Data:</b> I/Q packed data is packed with each sample from the input data placed in each 32–bit output data word.</p> <p><b>m_axis_pppkt_tdata(15:0) – I</b> <b>m_axis_ppkt_tdata (31:16) – Q</b></p> <p><b>Unpacked I/Q Data:</b> In the unpacked I/Q data mode, the data is output in two consecutive 32 bits on the <b>m_axis_ppkt_data</b> bus for I and Q data of each sample.</p>
<b>m_axis_ppkt_tvalid</b>	Output	1	<p><b>Input Data Valid:</b> Asserted when data is valid on <b>m_axis_ppkt_tdata</b>.</p>
<b>m_axis_ppkt_tuser</b>	Output	80	<p><b>Sideband Information:</b> This is the user–defined sideband information transmitted alongside the data stream.</p> <p><b>tuser [63:0] – Timestamp[63:0]</b> <b>tuser [64] – Start of Packet (SOP)</b> <b>tuser [66:65] – Data Format =&gt; 0 = 8–bit; 1 = 16–bit; 2 = 24–bit; 3 = 32–bit</b> <b>tuser [67] – Data Type =&gt; 0 = Real; 1 = I/Q</b> <b>tuser [75:68] – channel [7:0]</b> <b>tuser [79:76] – user defined data[3:0]</b> <b>(Considered valid on tlast only)</b></p> <p>Note: The bits [75:68] define the channel number in the user design from where the data is being received.</p>

<b>Table 3–3: Packetized Sample Data/ Timestamp/ Information Streams Interface Port Descriptions (Continued)</b>			
<b>Port</b>	<b>Direction</b>	<b>Width</b>	<b>Description</b>
<b>m_axis_ppkt_tkeep</b>	Output	2	<b>Data Keep:</b> The <b>tkeep</b> signal indicates the valid data sample bytes on <b>m_axis_ppkt_tdata</b> . Each bit corresponds to a 16–bit word in <b>m_axis_ppkt_tdata</b> i.e., bit 0 corresponds to the least significant 16 bits and bit 1 to the most significant. When it is asserted, the data is considered valid. All <b>tkeep</b> bits must be ‘1’ contiguously until the <b>tlast</b> .
<b>m_axis_ppkt_tlast</b>	Output	1	<b>Data Last:</b> When asserted, this marks the last data in the current data frame.

*This page is intentionally blank*

## Chapter 4: Register Space


This chapter provides the memory map and register descriptions for the register space of the AXI4–Stream Data Flow Control and Packetizer Core. The memory map is provided in [Table 4–1](#).

<b>Register Name</b>	<b>Address (Base Address +)</b>	<b>Access</b>	<b>Description</b>
<b>Mode Control</b>	0x00	R/W	Controls the mode select, data mode select, and state machine trigger arm signals
<b>Trigger Clear</b>	0x04	R/W	Controls the clear and disarm signals of the Trigger Control State Machine
<b>Trigger Delay Value</b>	0x08	R/W	Controls the Trigger Delay value in Trigger mode
<b>Trigger Length Value</b>	0x0C	R/W	Controls the Trigger Length value in Trigger mode
<b>Timestamp Start (Lower)</b>	0x10	R/W	Controls the lower dword (32 bits) of the start of timestamp range in Timestamp mode
<b>Timestamp Start (Upper)</b>	0x14	R/W	Controls the upper dword of the start of timestamp range in Timestamp mode
<b>Timestamp End (Lower)</b>	0x18	R/W	Controls the lower dword of the end of timestamp range in Timestamp mode
<b>Timestamp End (Upper)</b>	0x1C	R/W	Controls the upper dword of the end of timestamp range in Timestamp mode
<b>Status</b>	0x20	R	Indicates status of the Trigger Control State Machine, the mode of operation of the core, and the input data type
<b>Interrupt Enable</b>	0x34	R/W	Interrupt enable bits
<b>Interrupt Status</b>	0x38	R	Interrupt source status bits
<b>Interrupt Flag</b>	0x3C	R/Clr	Interrupt flag bits

### 4.1 Mode Control Register

This register controls the trigger arm and stay armed control signals of the trigger control state machine. It is also used to control the mode of operation of the Packetizer Core, and the data mode of the input. The Mode Control Register is illustrated in Figure 4–1 and described in Table 4–2.

**Figure 4–1: Mode Control Register**



**Table 4–2: Mode Control Register (Base Address + 0x00)**

Bits	Field Name	Default Value	Access Type	Description
31:8	Reserved	N/A	N/A	<b>Reserved</b>
7	local_gate	0	R/W	<b>Local Gate:</b> This is the user–defined local gate, which is used as the data acquisition gate signal source when the local gate mode is enabled. 0 = Inactive 1 = Active
6	local_gate_mode	0	R/W	<b>Local Gate Mode Enable:</b> This bit is used to enable/disable local gate mode. When the Packetizer Core is operating in Gate mode ( <b>mode_sel</b> = 00) with local gate mode enabled, the user–defined local gate (bit 7) becomes the source of the data acquisition gate signal generated by the core. 0 = Disable 1 = Enable




Table 4–2: Mode Control Register (Base Address + 0x00) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
5:4	data_mode_sel	0	R/W	<p><b>Data Mode Select:</b> These bits are used to select the data type of the input data to the Packetizer Core. For detailed description of output data in each mode, refer to <a href="#">Table 3–3</a>.</p> <p><b>00 = Packed Real Data</b> – Two 16–bits of real data packed into a 32–bit word</p> <p><b>01 = Packed I/Q Data</b> – In a 32–bit word – I(15:0), Q(31:16)</p> <p><b>10 = Reserved</b></p> <p><b>11 = Unpacked I/Q Data</b> – Every 32–bit word indicates I or Q data</p>
3:2	mode_sel	00	R/W	<p><b>Mode Select:</b> These bits are used to select the mode of operation of the Packetizer Core. They define the source of the data acquisition gate signal generated by the core.</p> <p><b>00 = Gate mode</b> =&gt; Input gate signal is the source</p> <p><b>01 = Trigger mode</b> =&gt; Input gate signal as trigger to generate acquisition gate of user–defined trigger length and trigger delay</p> <p><b>10 = Trigger Hold mode</b> =&gt; Input gate signal as trigger to generate acquisition gate which remains active until the trigger control state machine is reset</p> <p><b>11 = Timestamp mode</b> =&gt; Acquisition gate signal for the desired timestamp range is generated</p>
1	stay_armed	0	R/W	<p><b>Stay Armed:</b> This bit is used to keep the trigger control state machine in the armed state.</p> <p>0 = No constraint</p> <p>1 = Remain in armed state</p>
0	trig_arm	0	R/W	<p><b>Trigger Arm:</b> This bit is used to arm the trigger control state machine.</p> <p>0 = Remains in wait for trigger arm state</p> <p>1 = Changes from wait for trigger arm to armed state</p>

## 4.2 Trigger Clear Register

This register is used to enable (or disable) a clear (reset) of the trigger control state machine from any state to the Reset state. It is also used to control disarming of the state machine to the Reset State after the acquisition gate ends. This register is illustrated in [Figure 4–2](#) and described in [Table 4–3](#).

**Figure 4–2: Trigger Clear Register**



**Table 4–3: Trigger Clear Register (Base Address + 0x04)**

Bits	Field Name	Default Value	Access Type	Description
31:2	Reserved	N/A	N/A	<b>Reserved</b>
1	disarm	0	R/W	<b>Disarm:</b> This bit is used to disarm the state machine from armed state to the reset state after the data acquisition gate ends. 0 = Disarm disabled 1 = Disarm enabled
0	trig_clear	0	R/W	<b>Trigger Clear:</b> This bit used to clear the trigger control state machine from any state to the reset state. 0 = Trigger clear disabled 1 = Trigger clear enabled

### 4.3 Trigger Delay Value Register

When the Packetizer Core is operating in Trigger mode, the input gate signal is treated as a trigger to generate the data acquisition gate signal. The acquisition gate signal is delayed from the trigger event by a delay value defined by the Trigger Delay Value Register. This register is illustrated in Figure 4–3 and described in Table 4–4.

**Figure 4–3: Trigger Delay Value Register**





Table 4–4: Trigger Delay Value Register (Base Address + 0x08)				
Bits	Field Name	Default Value	Access Type	Description
31:0	trig_dly	0x00000000	R/W	<b>Trigger Delay Value:</b> This is the delay to be introduced to the data acquisition gate signal after a trigger event has occurred when the Packetizer Core is operating in Trigger mode.

#### 4.4 Trigger Length Value Register

When the Packetizer Core is operating in the Trigger mode, the input gate signal is treated as a trigger to generate the data acquisition gate signal. The Trigger Length Value Register is used to control the active gate length of the data acquisition gate signal. This register is illustrated in [Figure 4–4](#) and described in [Table 4–5](#).

**Figure 4–4: Trigger Length Value Register**




**Table 4–5: Trigger Length Value Register (Base Address + 0x0C)**

Bits	Field Name	Default Value	Access Type	Description
31:0	trig_len	0x00000010	R/W	<b>Trigger Length Value:</b> This is the length of the data acquisition gate signal generated by the gate/trigger generator module when the Packetizer Core is operating in Trigger mode. This value is in terms of data samples. For real data, there are two data samples per clock cycle. For complex data, there is one sample per clock cycle. The value entered for trig-len should be one less than the desired number of samples.

### 4.5 Timestamp Start (Lower) Register

This register controls the lower dword (least significant 32 bits) of the start value of timestamp range when the core is operating in Timestamp mode. This register is illustrated in Figure 4–5 and described in Table 4–6.

**Figure 4–5: Timestamp Start (Lower) Register**




**Table 4–6: Timestamp Start (Lower) Register (Base Address + 0x10)**

Bits	Field Name	Default Value	Access Type	Description
31:0	start_ts_ldw	0x00000000	R/W	<b>Timestamp Start Lower DWord:</b> These bits define the lower dword of the start value of the timestamp in the timestamp range.

## 4.6 Timestamp Start (Upper) Register

This register controls the upper dword (most significant 32 bits) of the start value of the timestamp range when the core is operating in Timestamp mode. This register is illustrated in [Figure 4–6](#) and described in [Table 4–7](#).

**Figure 4–6: Timestamp Start (Upper) Register**



**Table 4–7: Timestamp Start (Upper) Register (Base Address + 0x14)**

Bits	Field Name	Default Value	Access Type	Description
31:0	start_ts_udw	0x00000000	R/W	<b>Timestamp Start Upper DWord:</b> These bits define the upper dword of the start value of the timestamp in the timestamp range.

### 4.7 Timestamp End (Lower) Register

This register controls the lower dword (least significant 32 bits) of the end value of the timestamp range when the core is operating in Timestamp mode. This register is illustrated in [Figure 4–7](#) and described in [Table 4–8](#).

**Figure 4–7: Timestamp End (Lower) Register**





Table 4–8: Timestamp End (Lower) Register (Base Address + 0x18)				
Bits	Field Name	Default Value	Access Type	Description
31:0	end_ts_ldw	0x00000010	R/W	<b>Timestamp End Lower DWord:</b> These bits define the lower dword of the end value of the timestamp in the timestamp range.

## 4.8 Timestamp End (Upper) Register

This register controls the lower dword (most significant 32 bits) of the end value of the timestamp range when the core is operating in Timestamp mode. This register is illustrated in [Figure 4–6](#) and described in [Table 4–7](#).

**Figure 4–8: Timestamp End (Upper) Register**



**Table 4–9: Timestamp End (Upper) Register (Base Address + 0x1C)**


Bits	Field Name	Default Value	Access Type	Description
31:0	end_ts_ldw	0x00000000	R/W	<b>Timestamp End Upper DWord:</b> These bits define the upper dword of the end value of the timestamp in the timestamp range.



### 4.9 Status Register

The Status Register indicates the mode of operation of the core, data mode selected, and the status of the trigger control state machine. This register is illustrated in [Figure 4–9](#) and described in [Table 4–10](#).

**Figure 4–9: Status Register**



**Table 4–10: Status Register (Base Address + 0x20)**


Bits	Field Name	Default Value	Access Type	Description
31:7	Reserved	N/A	N/A	<b>Reserved</b>
6:5	data_mode_sel	00	R	<b>Data Mode Selected:</b> These bits indicates the data mode selected. <b>00 = Packed Real Data</b> <b>01 = Packed I/Q Data</b> <b>10 = Reserved</b> <b>11 = Unpacked I/Q Data</b>
4:3	mode_sel	00	R	<b>Mode Selected:</b> These bits indicate the selected mode of operation of the core. <b>00 = Gate mode</b> <b>01 = Trigger mode</b> <b>10 = Trigger Hold mode</b> <b>11 = Timestamp mode</b>
2	active	0	R	<b>Active:</b> This bit indicates that data acquisition and packing is in progress in the trigger control state machine. It is set to '0' for the last packet of data. 0 = data acquisition end 1 = data acquisition in progress

Table 4–10: Status Register (Base Address + 0x20) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
1	armed	0	R	<b>Armed:</b> This bit indicates that the trigger control state machine is in the armed state. 0 = state machine not in armed state 1 = state machine in armed state
0	waiting_arm	0	R	<b>Waiting for Arm:</b> This bit indicates that the trigger control state machine is in the wait for arm state. 0 = state machine not in wait for arm state 1 = state machine in wait for arm state

### 4.10 Interrupt Enable Register

The bits in the interrupt enable register are used to enable (or disable) the generation of interrupts based on the condition of certain circuit elements, known as interrupt sources. When a bit in this register associated with a given interrupt source is High, an interrupt will be generated by the rising edge of that source’s Interrupt Status Register bit (See Section 4.11). This register is illustrated in Figure 4–10 and described in Table 4–11.

**Figure 4–10: Interrupt Enable Register**



**Table 4–11: Interrupt Enable Register (Base Address + 0x34)**

Bits	Field Name	Default Value	Access Type	Description
31:5	Reserved	N/A	N/A	<b>Reserved</b>
4	bad_trigger	0	R/W	<b>Bad Trigger:</b> This bit enables or disables the bad trigger interrupt source. The bad trigger interrupt source indicates that a trigger has been generated before the completion of the last trigger period. 0 = Disable interrupt 1 = Enable interrupt
3	armed_re	0	R/W	<b>Armed Rising Edge:</b> This bit enables or disables the armed rising edge interrupt source. The armed rising edge interrupt source indicates a rising edge on the <b>armed</b> status signal of the status register. 0 = Disable interrupt 1 = Enable interrupt
2	waiting_arm_re	0	R/W	<b>Waiting for Arm Rising Edge:</b> This bit enables or disables the wait for arm rising edge interrupt source. The wait for arm rising edge interrupt source indicates a rising edge on the <b>waiting_arm</b> status signal of the status register. 0 = Disable interrupt 1 = Enable interrupt


<b>Table 4–11: Interrupt Enable Register (Base Address + 0x34) (Continued)</b>				
<b>Bits</b>	<b>Field Name</b>	<b>Default Value</b>	<b>Access Type</b>	<b>Description</b>
<b>1</b>	acq_end	0	R/W	<b>End of Acquisition:</b> This bit enables or disables the end of acquisition interrupt source. The end of acquisition interrupt source indicates the end of data acquisition in the trigger control state machine. 0 = Disable interrupt 1 = Enable interrupt
<b>0</b>	acq_start	0	R/W	<b>Start of Acquisition:</b> This bit enables or disables the start of acquisition interrupt source. The start of acquisition interrupt source indicates the start of data acquisition in the trigger control state machine. 0 = Disable interrupt 1 = Enable interrupt

### 4.11 Interrupt Status Register

The Interrupt Status Register has read-only access associated with each interrupt condition. A status bit changes to '1' when the source interrupt occurs. When a status bit in this register changes to '1' the corresponding flag bit in the Interrupt Flag Register is set to '1'. A status bit in this register clears to '0' when that interrupt condition clears, whereas the associated flag bit in the Interrupt Flag Register remains at logic '1' until it is explicitly cleared by the user.

Some of the interrupt sources are transient and so may not appear in the Interrupt Status Register at the time it is read. In such cases, use the Interrupt Flag Register to see the interrupt conditions that have occurred. The Interrupt Status Register is illustrated in Figure 4–11 and described in Table 4–12.

**Figure 4–11: Interrupt Status Register**



**Table 4–12: Interrupt Status Register (Base Address + 0x38)**

Bits	Field Name	Default Value	Access Type	Description
31:5	Reserved	N/A	N/A	<b>Reserved</b>
4	bad_trigger	0	R/W	<b>Bad Trigger:</b> This bit enables or disables the bad trigger interrupt source. The bad trigger interrupt source indicates that a trigger has been generated before the completion of the last trigger period. 0 = Disable interrupt 1 = Enable interrupt
3	armed_re	0	R	<b>Armed Rising Edge:</b> This bit indicates the status of the armed rising edge interrupt source. The armed rising edge interrupt source indicates a rising edge on the <b>armed</b> status signal of the status register. 0 = No interrupt 1 = Interrupt condition asserted


<b>Bits</b>	<b>Field Name</b>	<b>Default Value</b>	<b>Access Type</b>	<b>Description</b>
<b>2</b>	waiting_arm_re	0	R	<b>Waiting for Arm Rising Edge:</b> This bit indicates the status of the wait for arm rising edge interrupt source. The wait for arm rising edge interrupt source indicates a rising edge on the <b>waiting_arm</b> status signal of the status register. 0 = No interrupt 1 = Interrupt condition asserted
<b>1</b>	acq_end	0	R	<b>End of Acquisition:</b> This bit indicates the status of the end of acquisition interrupt source. The end of acquisition interrupt source indicates the end of data acquisition in the trigger control state machine. 0 = No interrupt 1 = Interrupt condition asserted
<b>0</b>	acq_start	0	R	<b>Start of Acquisition:</b> This bit indicates the status of the start of acquisition interrupt source. The start of acquisition interrupt source indicates the start of data acquisition in the trigger control state machine. 0 = No interrupt 1 = Interrupt condition asserted

### 4.12 Interrupt Flag Register

The Interrupt Flag Register has read/clear access associated with each interrupt condition. When reset, this register has all bits set to ‘0’ (cleared). Each flag bit in this register latches an interrupt occurrence. A ‘1’ in any flag bit in this register indicates that an interrupt has occurred.

Note that when any status bit in the Interrupt Status Register, changes to ‘1’ the corresponding flag bit in this register will also be set to ‘1’. However, when a status bit in the Interrupt Status Register clears from ‘1’ to ‘0’, the corresponding latched flag bit in this register does not clear, but remains at ‘1’. To clear the flag bits, write ‘1’s to the desired bits. The flags are not affected by the Interrupt Enable Register. The Interrupt Flag Register is illustrated in Figure 4–12 and described in Table 4–13.

**Figure 4–12: Interrupt Flag Register**



**Table 4–13: Interrupt Flag Register (Base Address + 0x3C)**

Bits	Field Name	Default Value	Access Type	Description
31:5	Reserved	N/A	N/A	<b>Reserved</b>
4	bad_trigger	0	R/W	<b>Bad Trigger:</b> This bit enables or disables the bad trigger interrupt source. The bad trigger interrupt source indicates that a trigger has been generated before the completion of the last trigger period. 0 = Disable interrupt 1 = Enable interrupt
3	armed_re	0	R/Clr	<b>Armed Rising Edge:</b> This bit indicates the armed rising edge interrupt flag. The armed rising edge interrupt source indicates a rising edge on the <b>armed</b> status signal of the status register. <b>Read:</b> 0 = No interrupt 1 = Interrupt latched <b>Clear:</b> 1 = Clear latch

Table 4–13: Interrupt Flag Register (Base Address + 0x3C) (Continued)				
Bits	Field Name	Default Value	Access Type	Description
2	waiting_arm_re	0	R/Clr	<p><b>Waiting for Arm Rising Edge:</b> This bit indicates the wait for arm rising edge interrupt flag. The wait for arm rising edge interrupt source indicates a rising edge on the <b>waiting_arm</b> status signal of the status register.</p> <p><b>Read:</b> 0 = No interrupt 1 = Interrupt latched</p> <p><b>Clear:</b> 1 = Clear latch</p>
1	acq_end	0	R/Clr	<p><b>End of Acquisition:</b> This bit indicates the end of acquisition interrupt flag. The end of acquisition interrupt source indicates the end of data acquisition in the trigger control state machine.</p> <p><b>Read:</b> 0 = No interrupt 1 = Interrupt latched</p> <p><b>Clear:</b> 1 = Clear latch</p>
0	acq_start	0	R/Clr	<p><b>Start of Acquisition:</b> This bit indicates the start of acquisition interrupt flag. The start of acquisition interrupt source indicates the start of data acquisition in the trigger control state machine.</p> <p><b>Read:</b> 0 = No interrupt 1 = Interrupt latched</p> <p><b>Clear:</b> 1 = Clear latch</p>



## Chapter 5: Designing with the Core

---

This chapter includes guidelines and additional information to facilitate designing with the AXI4–Stream Data Flow Control and Packetizer Core.

### 5.1 General Design Guidelines

The AXI4–Stream Data Flow Control and Packetizer Core provides the required logic to control the input data flow and generate packed output data streams. This IP core supports AXI4–Lite and AXI4–Stream user interfaces. The user can control the Gate/Trigger Generator Module and the Trigger Control State Machine to generate the desired output by setting the required values of the control registers as described in [Chapter 4](#).

### 5.2 Clocking

AXI4–Stream Clock: **s\_axis\_aclk**

This clock is used to clock all ports in the Packetizer Core.

CSR Clock: **s\_axi\_csr\_aclk**

This clock is the input AXI4–Lite Interface clock to the core which is converted using the AXI Clock Converter Core to operate the other modules within the Packetizer Core in the AXI4–Stream Clock domain.

### 5.3 Resets

Main reset: **s\_axis\_aresetn**

This is an active low synchronous reset associated with **s\_axis\_aclk**.

CSR Reset: **s\_axi\_csr\_aresetn**

This is an active low reset synchronous with **s\_axi\_csr\_clk**. When asserted, the control/status registers and the interrupt registers are reset.

### 5.4 Interrupts

This core has an edge–type (rising edge–triggered) interrupt output. It is synchronous with the **s\_axis\_aclk**. On the rising edge of any interrupt signal, a one–clock–cycle–wide pulse is output from the core on its **irq** output. Each interrupt event is stored in two registers, accessible on the **s\_axi\_csr** bus.

## 5.4 Interrupts (continued)

The Interrupt Status Register always reflects the current state of the interrupt condition, which may have changed since the generation of the interrupt. The Interrupt Flag Register latches the occurrence of each interrupt, in a bit that retains its state until explicitly cleared. The Interrupt flags can be cleared by writing '1' to the associated bit's location. All interrupt sources that are enabled (via the Interrupt Enable Register) are "OR ed" onto the `irq` output.

**NOTE:** All interrupt sources are latched in the interrupt flag register, even when an interrupt source is not enabled to create an interrupt.

**NOTE:** Because this core uses edge-triggered interrupts, the fact that an interrupt condition may remain active after servicing will not cause the generation of a new interrupt. A new interrupt will only be generated by another rising edge on an interrupt source.

## 5.5 Interface Operation

**CSR Interface:** This is the Control/Status Register Interface and is associated with `s_axis_aclk`. It is a standard AXI4–Lite Slave Interface. See [Chapter 4](#) for the control register memory map, which provides more details on the registers that can be accessed through this interface.

**Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface:** This core implements an AXI4–Stream Slave interface across the input to receive AXI PDTI streams and is associated with `s_axis_aclk`. For more details about this interface, refer to [Section 3.2.1](#).

**Packetized Sample Data/ Timestamp/ Information Streams (PPKT) Interface:** This core implements an AXI4–Stream Master interface across the output to transfer AXI PPKT streams and is associated with `s_axis_aclk`. For more details about this interface, refer to [Section 3.2.2](#).

## 5.6 Programming Sequence

This section briefly describes the programming sequence of registers in the Packetizer Core.

- 1) Ensure that the Interrupt Flag Register is cleared.
- 2) Enable the Interrupt Enable Register bits based on the user design requirement.
- 3) Write the desired values to the control registers.
- 4) Observe the outputs across the outputs ports.

- 5) When done, check the Interrupt Flag Register and clear the interrupts.

## 5.7 Timing Diagrams

The timing diagram for the Packetizer Core is shown in [Figure 6–3](#). This timing diagram is obtained by running the simulation of the test bench of the core in Vivado VSim environment. For more details about the test bench, refer to [Section 6.5](#).


*This page is intentionally blank*

## Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4–Stream Data Flow Control and Packetizer Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as `px_axis_pdti2ppkt_1_v1_0` as shown in [Figure 6–1](#).


**Figure 6–1: AXI4–Stream Data Flow Control and Packetizer Core in Pentek IP Catalog**



## 6.1 Pentek IP Catalog (continued)

When you select the `px_axis_pdti2ppkt_1_v1_0` core, a screen appears that shows the core's symbol and the core's parameters (see [Figure 6–2](#)). The core's symbol is the box on the left side.

**Figure 6–2: AXI4–Stream Data Flow Control and Packetizer Core IP Symbol**



## 6.2 User Parameters

This section is not applicable to this IP core.

## 6.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the [Vivado Design Suite User Guide – Designing with IP](#).

## 6.4 Constraining the Core

This section contains information about constraining the Packetizer Core in Vivado Design Suite.

### Required Constraints

The XDC constraints are not provided with the Packetizer Core. Clock constraints can be applied in the top–level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### Clock Frequencies

The clock (`s_axi_csr_aclk`) can take frequencies up to 250 MHz. The sample clock (`s_axis_aclk`) has a maximum frequency of 350 MHz.

### Clock Management

This section is not applicable for this IP core.

### Clock Placement

This section is not applicable for this IP core.

### Banking and Placement

This section is not applicable for this IP core.

### Transceiver Placement

This section is not applicable for this IP core.

### I/O Standard and Placement

This section is not applicable for this IP core.

## 6.5 Simulation

The Packetizer Core has a test bench which generates output waveforms using the Vivado VSim environment. The test bench is designed to run at 200 MHz AXI4–Stream clock frequency and 250 MHz CSR clock frequency.

The test bench provides control register values through a `test_parameters.txt` file. The parameter defined in the `test_parameters.txt` file is described in [Table 6–1](#). The control registers within the core are written with the values from the text file and verified by reading from them.

**Table 6–1: Test Parameters File Contents and Parameter Descriptions**


Parameter	Type	Value	Description
mode_sel	std_logic_vector	0x1	<b>Mode Select:</b> This parameter is used to define the mode of operation of the core. It defines the source of the data acquisition gate signal generated by the core. (See <a href="#">Table 4–2</a> ) <b>0x0 = Gate mode</b> <b>0x1 = Trigger mode</b> <b>0x2 = Trigger Hold mode</b> <b>0x3 = Timestamp mode</b>
data_mode_sel		0x0	<b>Data Mode Select:</b> This parameter defines the data type of the input data to the Packetizer Core. <b>0 = Single Sample Real Data</b> <b>1 = Packed I/Q Data</b>
stay_armed	Boolean	True	<b>Stay Armed:</b> When set to True, the trigger control state machine is held in the armed state.
trigger_dly_value	std_logic_vector	0x00000000	<b>Trigger Delay Value:</b> This is the delay to be introduced to the data acquisition gate signal after a trigger event has occurred.
trigger_len_value		0x00000010	<b>Trigger Length Value:</b> This is the length of the data acquisition gate signal generated by the gate/trigger generator module.
timestamp_strt_lwr_val		0x00000100	<b>Timestamp Start Lower DWord:</b> This is the lower dword of the start value of the timestamp in the timestamp range.
timestamp_strt_upr_val		0x00000000	<b>Timestamp Start Upper DWord:</b> This is the upper dword of the start value of the timestamp in the timestamp range.
timestamp_end_lwr_val		0x00000200	<b>Timestamp End Lower DWord:</b> This is the lower dword of the end value of the timestamp in the timestamp range.
timestamp_end_upr_val		0x00000000	<b>Timestamp End Upper DWord:</b> This is the upper dword of the end value of the timestamp in the timestamp range.



### 6.5 Simulation (continued)

The test bench has the core operating in the Trigger mode and data mode set to Single Sample Real data. Once the trigger control state machine is armed, the input data to the core is generated using an up counter starting from 0x0000. The acquisition gate trigger length is set to 16 AXI4–Stream clock cycles and has no trigger delay. When run, the simulation produces the results shown in Figure 6–3.

**Figure 6–3: AXI4–Stream Data Flow Control and Packetizer Core Test Bench Simulation**



## 6.6 Synthesis and Implementation

For details about synthesis and implementation see the [Vivado Design Suite User Guide – Designing with IP](#).