# IP CORE MANUAL



# AXI4-Stream Numerically Controlled Oscillator IP

px\_axis\_nco\_1



Pentek, Inc.
One Park Way
Upper Saddle River, NJ 07458
(201) 818-5900
http://www.pentek.com/

Copyright © 2016

Manual Part Number: 807.48311 Rev: 1.0 - December 09, 2016

### **Manual Revision History**

<b>Date</b>	<b>Version</b>		<b>Comments</b>
12/09/16	1.0	Initial Release	

### **Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Pentek products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Pentek hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Pentek shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in conjunction with, the Materials (including your use of Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage and loss was reasonably foreseeable or Pentek had been advised of the possibility of the same. Pentek assumes no obligation to correct any error contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the materials without prior written consent. Certain products are subject to the terms and conditions of Pentek's limited warranty, please refer to Pentek's Ordering and Warranty information which can be viewed at http://www.pentek.com/contact/customerinfo.cfm; IP cores may be subject to warranty and support terms contained in a license issued to you by Pentek. Pentek products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for the use of Pentek products in such critical applications.

### Copyright

Copyright © 2016, Pentek, Inc. All Rights Reserved. Contents of this publication may not be reproduced in any form without written permission.

#### **Trademarks**

Pentek, Jade, and Navigator are trademarks or registered trademarks of Pentek, Inc.

ARM and AMBA are registered trademarks of ARM Limited. PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. Xilinx, Kintex UltraScale, Vivado, and Platform Cable USB are registered trademarks of Xilinx Inc., of San Jose, CA.

# Table of Contents

		Page
	IP Facts	
Descri	ption	5
Featur	res	5
Table	1-1: IP Facts Table	5
	Chapter 1: Overview	
	onal Description	
Figur	e 1-1: AXI4-Stream NCO Core Block Diagram	7
	eations	
•	n Requirements	
	sing and Ordering Information	
	cting Technical Support	
Docur	nentation	8
	Chapter 2: General Product Specifications  ards mance	
2.2.1	Maximum Frequencies	
	rce Utilization	
	2-1: Resource Usage and Availability	
	ations and Unsupported Features.	
	ic Parameters	
Table	2-2: Generic Parameters	10
	Chapter 3: Port Descriptions	
AXI4-	Lite Core Interfaces	
3.1.1	Control/Status Register (CSR) Interface	
	Table 3-1: Control/Status Register (CSR) Interface Port Descriptions	
	Stream Core Interfaces	
3.2.1	Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface	14
	Table 3-2: Combined Sample Data/ Timestamp/ Information Streams	
2.5.5	Interface Port Descriptions	
3.2.2	I/O Data (PD) Interface	
	Table 3-3: I/O Data Interface Port Descriptions	15

# Table of Contents

Page Chapter 4: Register Space Table 4-1: Register Space Memory Map .......17 4.1 4.2 4.3 Chapter 5: Designing with the Core 5.1 5.2 Clocking 21 5.3 5.4 5.5 Interface Operation 22 Programming Sequence 22 5.6 5.7 Chapter 6: Design Flow Steps Figure 6-2: AXI4-Stream NCO Core IP Symbol ......24 6.2 6.3 Generating Output 24 6.4 6.5 Simulation 26 6.6 

### IP Facts

### **Description**

Pentek Navigator<sup>TM</sup> AXI4-Stream Numerically Controlled Oscillator (NCO) Core is used to serve as a local oscillator in the user design.

This core complies with the ARM® AMBA® AXI4 Specification. This user manual defines the hardware interface, software interface, and parameterization options for the AXI4-Stream NCO Core.

### **Features**

- Software programmable width of real and imaginary data in the output data stream
- Register access through the AXI4-Lite Interface
- Supports addition of control registers which can be accessed through an AXI4-Lite Interface
- Performs data rounding operations on the output based on its width defined by the user

Table 1-1: IP Facts Table						
Core Specifics	Core Specifics					
Supported Design Family <sup>a</sup>	Kintex <sup>®</sup> Ultrascale					
Supported User Interfaces	AXI4-Lite and AXI4- Stream					
Resources	See Table 2-1					
Provided with the Cor	·e					
Design Files	VHDL					
Example Design	Not Provided					
Test Bench	VHDL					
Constraints File	Not Provided <sup>b</sup>					
Simulation Model	VHDL					
Supported S/W Driver	HAL Software Support					
Tested Design Flows						
Design Entry	Vivado <sup>®</sup> Design Suite 2016.3 or later					
Simulation	Vivado VSim					
Synthesis	Vivado Synthesis					
Support						
Provided by Pentek fpgasupport@pentek.com						

a.For a complete list of supported devices, see the *Vivado Design Suite Release Notes*.

b.Clock constraints can be applied at the top level module of the user design.

AXI4-Stream	Numeric	ally Contr	alled Os	cillator IP

Page 6

This page is intentionally blank

# Chapter 1: Overview

### 1.1 Functional Description

The AXI4-Stream NCO Core includes the Xilinx® Direct Digital Synthesizer core to operate as a local oscillator in the user design. It also performs data rounding operations on the output data based on the output width of data defined by the user. The core has an AXI4-Lite interface to access Control/ Status registers within the core where the phase offset and frequency of the desired sine/cosine wave can be defined.

Figure 1-1 is a top-level block diagram of the Pentek AXI4-Stream NCO Core. The modules within the block diagram are explained in the later sections of this manual.




Figure 1-1: AXI4-Stream NCO Core Block Diagram

- □ AXI4-Stream Interface: The AXI4-Stream NCO Core has three AXI4-Stream Interfaces. At the input, two AXI4-Stream Slave Interfaces are used to receive AXI4-Streams and at the output an AXI4-Stream Master Interface is used to transfer AXI4-Streams through the output ports. For more details about the AXI4-Stream Interfaces refer to Section 3.2 AXI4-Stream Core Interfaces
- □ **AXI4-Lite Interface:** This core implements a 32-bit AXI4-Lite Slave Interface to access the Register Space. For more details about the AXI4-Lite Interface, refer to Section 3.1 AXI4-Lite Core Interfaces.

### **1.1** Functional Description (continued)

<b>Register Space:</b> This module contains the control and status registers of the core.	Registers
are accessed through the AXI4-Lite Interface.	

□ **DDS** Core: This is the Xilinx Direct Digital Synthesizer core used to generate the desired sine and cosine output.

### 1.2 Applications

The AXI4-Stream NCO Core can be incorporated into any Kintex Ultrascale FPGA to operate as a local oscillator in the user design.

### 1.3 System Requirements

For a list of system requirements, see the Vivado Design Suite Release Notes.

### 1.4 Licensing and Ordering Information

This core is included with all Pentek Navigator FPGA Design Kits for Pentek Jade series board products. Contact Pentek for Licensing and Ordering Information (www.pentek.com).

### 1.5 Contacting Technical Support

Technical Support for Pentek's Navigator FPGA Design Kits is available via e-mail (fpgasupport@pentek.com) or by phone (201-818-5900 ext. 238, 9 am to 5 pm EST).

### 1.6 Documentation

This user manual is the main document for this IP core. The following documents provide supplemental material:

- 1) Vivado Design Suite User Guide: Designing with IP
- 2) Vivado Design Suite User Guide: Programming and Debugging
- 3) ARM AMBA AXI4 Protocol Version 2.0 Specification http://www.arm.com/products/system-ip/amba-specifications.php
- 4) Xilinx DDS Compiler 6.0

# Chapter 2: General Product Specifications

### 2.1 Standards

The AXI4-Stream NCO Core has bus interfaces that comply with the ARM AMBA AXI4-Lite Protocol Specification and the AMBA AXI4-Stream Protocol Specification.

### 2.2 Performance

The performance of the AXI4-Stream NCO Core is limited only by the FPGA logic speed. The values presented in this section should be used as an estimation guideline. Actual performance can vary.

### 2.2.1 Maximum Frequencies

The AXI4-Stream NCO Core has two incoming clock signals. The AXI4-Stream clock has a maximum frequency of 600 MHz while the clock across the AXI4-Lite interface has a maximum frequency of 250 MHz on a Kintex Ultrascale -2 speed grade FPGA. 250 MHz is typically the PCI Express® (PCIe®) AXI bus clock frequency.

### 2.3 Resource Utilization

The resource utilization of the AXI4-Stream NCO Core is shown in Table 2-1. Resources have been estimated for the Kintex Ultrascale XCKU060 -2 speed grade device. These values were generated using the Vivado Design Suite.

Table 2-1: Resource Usage and Availability					
Resource	# Used				
LUTs	850				
Flip-Flops	957				
Memory LUTs	2				
DSP	3				

**NOTE:** Actual utilization may vary based on the user design in which the AXI4-Stream NCO Core is incorporated.

### 2.4 Limitations and Unsupported Features

This section is not applicable to this IP core.

### 2.5 Generic Parameters

The generic parameters of the AXI4-Stream NCO Core are described in Table 2-2. These parameters can be set as required by the user application while customizing the core.

Table 2-2: Generic Parameters					
Port/Signal Name Type		Description			
num_bits	Integer	<b>Data Width:</b> This parameter indicates the width of the real/ imaginary data in the output data stream. It can range from 16-20 bits.			

# Chapter 3: Port Descriptions

This chapter provides details about the port descriptions for the following interface types:

- AXI4-Lite Core Interfaces
- AXI4-Stream Core Interfaces

### 3.1 **AXI4-Lite Core Interfaces**

The AXI4-Stream NCO Core uses the Control/Status Register (CSR) interface to control, and receive status from, the user design.

### 3.1.1 Control/Status Register (CSR) Interface

The CSR Interface is an AXI4-Lite Slave Interface that can be used to access the control and status registers in the AXI4-Stream NCO Core. Table 3-1 defines the ports in the CSR interface. See the *AMBA AXI4-Lite Specification* for more details on operation of the AXI4-Lite interfaces.

Table 3-	Table 3-1: Control/Status Register (CSR) Interface Port Descriptions				
Port	Direction	Width	Description		
s_axi_csr_aclk	Input	1	Clock		
s_axi_csr_aresetn	Input	1	Reset: Active low. This signal will reset the control register to it's initial state.		
s_axi_csr_awaddr	Input	7	Write Address: Address used for write operations. It must be valid when s_axi_csr_awvalid is asserted and must be held until s_axi_csr_awready is asserted by the AXI4-Stream NCO Core.		
s_axi_csr_awprot	Input	3	Protection: The AXI4-Stream NCO Core ignores these bits.		
s_axi_csr_awvalid	Input	1	Write Address Valid: This input must be asserted to indicate that a valid write address is available on s_axi_csr_awaddr. The AXI4-Stream NCO Core asserts s_axi_csr_awready when it is ready to accept the address. The s_axi_csr_awvalid must remain asserted until the rising clock edge after the assertion of s_axi_csr_awready.		
s_axi_csr_awready	Output	1	Write Address Ready: This output is asserted by the AXI4-Stream NCO Core when it is ready to accept the write address. The address is latched when s_axi_csr_awvalid and s_axi_csr_awready are high on the same cycle.		

Table 3-1: Cor	Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)					
Port	Direction	Width	Description			
s_axi_csr_wdata	Input	32	Write Data: This data will be written to the address specified by s_axi_csr_awaddr when s_axi_csr_wvalid and s_axi_csr_wready are both asserted. The value must be valid when s_axi_csr_wvalid is asserted and held until s_axi_csr_wready is also asserted.			
s_axi_csr_wstrb	Input	4	Write Strobes: This signal, when asserted, indicates the number of bytes of valid data on the s_axi_csr_wdata signal. Each of these bits, when asserted, indicate that the corresponding byte of s_axi_csr_wdata contains valid data. Bit 0 corresponds to the least significant byte, and bit 3 to the most significant.			
s_axi_csr_wvalid	Input	1	Write Valid: This signal must be asserted to indicate that the write data is valid for a write operation. The value on s_axi_csr_wdata is written into the register at address s_axi_csr_awaddr when s_axi_csr_wready and s_axi_csr_wvalid are high on the same cycle.			
s_axi_csr_wready	Output	1	Write Ready: This signal is asserted by the AXI4-Stream NCO Core when it is ready to accept data. The value on s_axi_csr_wdata is written into the register at address s_axi_csr_awaddr when s_axi_csr_wready and s_axi_csr_wvalid are high on the same cycle, assuming that the address has already or simultaneously been submitted.			
s_axi_csr_bresp	Output	2	Write Response: The AXI4-Stream NCO Core indicates success or failure of a write transaction through this signal, which is valid when s_axi_csr_bvalid is asserted;  00 = Success of normal access  01 = Success of exclusive access  10 = Slave Error  11 = Decode Error  Note: For more details about this signal refer to the AMBA AXI Specification.			
s_axi_csr_bready	Input	1	Write Response Ready: This signal must be asserted by the user logic when it is ready to accept the Write Response.			
s_axi_csr_bvalid	Output	1	Write Response Valid: This signal is asserted by the AXI4-Stream NCO Core when the write operation is complete and the Write Response is valid. It is held until s_axi_csr_bready is asserted by the user logic.			
s_axi_csr_araddr	Input	7	<b>Read Address:</b> Address used for read operations. It must be valid when <b>s_axi_csr_arvalid</b> is asserted and must be held until <b>s_axi_csr_arready</b> is asserted by the AXI4-Stream NCO Core.			

Table 3-1: Cor	Table 3-1: Control/Status Register (CSR) Interface Port Descriptions (Continued)					
Port	Direction	Width	Description			
s_axi_csr_arprot	Input	3	<b>Protection:</b> These bits are ignored by the AXI4-Stream NCO Core.			
s_axi_csr_arvalid	Input	1	Read Address Valid: This input must be asserted to indicate that a valid read address is available on s_axi_csr_araddr. The core asserts s_axi_csr_arready when it ready to accept the Read Address. This input must remain asserted until the rising clock edge after the assertion of s_axi_csr_arready.			
s_axi_csr_arready	Output	1	Read Address Ready: This output is asserted by the AXI4-Stream NCO Core when it is ready to accept the read address. The address is latched when s_axi_csr_arvalid and s_axi_csr_arready are high on the same cycle.			
s_axi_csr_rdata	Output	32	Read Data: This value is the data read from the address specified by the s_axi_csr_araddr when s_axi_csr_arvalid and s_axi_csr_arready are high on the same cycle.			
s_axi_csr_rresp	Output	2	Read Response: The AXI4-Stream NCO Core indicates success or failure of a read transaction through this signal, which is valid when s_axi_csr_rvalid is asserted; 00 = Success of normal access 01 = Success of exclusive access 10 = Slave Error 11 = Decode Error Note: For more details about this signal refer to the AMBA AXI Specification.			
s_axi_csr_rvalid	Output	1	Read Data Valid: This signal is asserted by the AXI4-Stream NCO Core when the read is complete and the read data is available on s_axi_csr_rdata. It is held until s_axi_csr_rready is asserted by the user logic.			
s_axi_csr_rready	Input	1	Read Data Ready: This signal is asserted by the user logic when it is ready to accept the Read Data.			

### 3.2 **AXI4-Stream Core Interfaces**

The AXI4-Stream NCO Core has the following AXI4-Stream Interfaces, used to receive and transfer data streams.

- Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface: This core implements one of this AXI4-Stream Interface across the input to receive AXI4-Streams.
- I/O Data (PD) Interface: This core has an I/O Data AXI4-Stream Master Interface at the output of the core to transfer Sample Data streams.

# 3.2.1 Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interface

Pentek's Jade series board products have AXI4-Streams that follow a combined Sample data/ Timestamp/ Information Stream format. This type of data stream combines sample data with its time aligned timestamp and data information. There is an AXI4-Stream Slave Interface across the input to receive AXI4-Streams.

Table 3-2, defines the ports in the AXI4-Stream Slave Sample Data/ Timestamp/ Information Stream Interfaces. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

Table 3-2: Combined Sample Data/ Timestamp/ Information Streams Interface Port Descriptions						
Port Direction Width Description						
aclk	Input	1	AXI4-Stream Clock			
aresetn	Input	1	Reset: Active Low.			
s_axis_pdti_tdata	Input	16	Input Data: This is the input data stream.			

Table 3-2: Combined Sample Data/ Timestamp/ Information Streams Interface Port Descriptions (Continued)						
Port	Direction	Width	Description			
s_axis_pdti_tvalid	Input	1	Input Data Valid: Asserted when data is valid on s_axis_pdti_tdata.			
s_axis_pdti_tuser	Input	128	Sideband Information: This is the user defined sideband information received alongside the data stream. tuser [63:0] - Timestamp[63:0] tuser [71:64] - Gate Positions tuser [79:72] - Sync Positions tuser [87:80] - PPS Positions tuser [91:88] - Samples per clock cycle tuser [92] - I/Q data of the sample 0 = I; 1 = Q tuser [94:93] - Data Format => 0 = 8-bit; 1 = 16-bit; 2 = 24-bit; 3 = 32-bit tuser [95] - Data Type => 0 = Real; 1 = I/Q tuser [103:96] - channel [7:0] tuser [127:104] - Reserved Note: The bits [103:96] define the channel number in the user design from where the data is being received.			

### 3.2.2 I/O Data (PD) Interface

The AXI4-Stream NCO core implements an I/O Data Interface across the output to transfer Sample I/O data streams. This is an AXI4-Stream Master Interface.

Table 3-3 defines the ports in the AXI4-Stream Master I/O Data Interface. See the *AMBA AXI4-Stream Specification* for more details on the operation of the AXI4-Stream Interface.

Table 3-3: I/O Data Interface Port Descriptions					
Port	Direction	Width	Description		
m_axis_pd_tdata	Output	depends on the generic parameter num_bits	Output Data: This is the output sample I/Q data stream. Real data (I) is in the bits (num_bits-1: 0) of the tdata word.		
m_axis_pd_tvalid		1	Output Data Valid: Asserted when data is valid on m_axis_pd_tdata.		

AXI4-Stream	Numerically	Controlled	Oscillator II	D
AA14-Sireum	numericaii	Commonea	Oscillator 11	

Page 16

This page is intentionally blank

# Chapter 4: Register Space

This chapter provides the memory map and register descriptions for the register space of the AXI4-Stream NCO Core. The memory map is provided in Table 4-1.

Table 4-1: Register Space Memory Map						
Register Name	Address (Base Address +)	Access	Description			
Phase Increment	0x00	R/W	Controls the phase increment of the generated sine/ cosine output.			
Phase Offset	0x04		Controls the phase offset of the generated output.			
Sync	0x08		Controls sync reset enable and load enable.			

### 4.1 Phase Increment Control Register

The Phase Increment Control register controls the phase increment of the sine and cosine signals generated by the Xilinx DDS core. This value is used to determine the frequency of the sine/cosine output. The output frequency is given by

$$F_{\text{(out)}} = (F_{\text{(clk)}} * \text{ Phase increment value}) / (2^32)$$

This register can be accessed through the AXI4-Lite Interface. The Phase Increment Control Register is illustrated in Figure 4-1 and described in Table 4-2.

Figure 4-1: Phase Increment Control Register




Table 4-2: Phase Increment Control Register (Base Address + 0x00)				
Bits	Field Name	Default Value	Access Type	Description
31:0	phase_inc	0x4000 0000	R/W	Phase Increment Value: The phase increment of the generated output sine and cosine signal from the Xilinx DDS core is defined by these bits which in turn determines the output frequency.

### 4.2 Phase Offset Control Register

The Phase Offset Control register controls the phase offset of the sine and cosine signals generated by the Xilinx DDS core. This register can be accessed through the AXI4-Lite Interface. The Phase Offset Control Register is illustrated in Figure 4-2 and described in Table 4-4.

Figure 4-2: Phase Offset Control Register




Table 4-3: Phase Offset Control Register (Base Address + 0x04)				
Bits	Field Name	Default Value	Access Type	Description
31:0	offset	0x0000 0000	R/W	Phase Offset Value: The phase offset of the generated output sine and cosine signal from the Xilinx DDS core is defined by these bits.

### 4.3 Sync Control Register

The Sync Control register controls the reset enable and load enable operations of the core. The enable bits in this register are synchronized with the sync signal in the sideband user data of the input Combined Sample Data/ Timestamp/ Information AXI4-Stream to load the frequency and offset values into the DDS core. This register can be accessed through the AXI4-Lite Interface. The Sync Control Register is illustrated in Figure 4-3 and described in Table 4-4.

Figure 4-3: Sync Control Register




Table 4-4: Sync Control Register (Base Address + 0x08)					
Bits	Field Name	Default Value	Access Type	Description	
31:2	reserved	N/A	N/A	Reserved	
1	sync_ld_en	0	R/W	Sync Load Enable: This bit enables/ disables synchronizing the input sync signal to the loading of phase offset and increment values into the DDS compiler.  0 = Disable 1 = Enable	
0	sync_rst_en			Sync Reset Enable: This bit enables/ disables synchronizing the reset of the DDS compiler with the input sync signal.  0 = Disable  1 = Enable	

# Chapter 5: Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the AXI4-Stream NCO Core.

### 5.1 General Design Guidelines

The AXI4-Stream NCO Core provides the required logic to generate sine and cosine data streams synchronized with the Sync signal, for the desired frequency and phase offset using Xilinx Direct Digital Synthesizer core. The frequency and offset can be defined by the user through the control register as described in Chapter 4.

### 5.2 Clocking

AXI4-Stream Clock: aclk

This clock is used to clock all ports in the AXI4-Stream NCO Core.

CSR Clock: s\_axi\_csr\_aclk

This clock is used to clock the AXI4-Lite interface and the register space of the core.

### 5.3 Resets

Main reset: aresetn

This is an active low synchronous reset associated with aclk.

CSR Reset: s\_axi\_csr\_aresetn

This is an active low reset synchronous with s axi csr clk.

### 5.4 Interrupts

This section is not applicable to this IP core.

### 5.5 Interface Operation

**CSR Interface:** This is the Control/Status Register Interface and is associated with **s\_axi\_csr\_aclk**. It is a standard AXI4-Lite Slave interface.

Combined Sample Data/ Timestamp/ Information Streams (PDTI) Interfaces: TThis core implements an AXI4-Stream interface at the input to receive AXI PDTI streams, and is associated with aclk. For more details about this interface refer to Section 3.2.1.

I/O Data Streams (PD) Interface: This core implements an AXI4-Stream interface at the output to transfer AXI Sample Data streams, and is associated with aclk. For more details about this interface please refer to Section 3.2.2.

### 5.6 Programming Sequence

This section briefly describes the programming sequence for the AXI4-Stream NCO Core.

- 1) Assign desired values to the generic parameter.
- 2) Set the required value of phase increment in the Phase Increment Control Register.
- 3) Set the required value of phase offset in the Phase Offset Control Register.
- 4) Set the Sync Control Register bits to the required values.
- 5) Observe the outputs across the outputs ports.

### 5.7 Timing Diagrams

The timing diagram for the AXI4-Stream NCO Core is shown in Figure 6-3. This timing diagram is obtained by running the simulation of the test bench of the core in the Vivado VSim environment. For more details about the test bench, refer to Section 6.5.

# Chapter 6: Design Flow Steps

### 6.1 Pentek IP Catalog

This chapter describes customization and generation of the Pentek AXI4-Stream NCO Core. It also includes simulation, synthesis, and implementation steps that are specific to this IP core. This core can be generated from the Vivado IP Catalog when the Pentek IP Repository has been installed. It will appear in the IP Catalog list as **px axis nco 1 v1 0** as shown in Figure 6-1.

IP Catalog \_ D 7 X Search: Q-Cores Interfaces AXI4 Name Status License VLNV Z Pre-Production Included pentek.com ^ px axis abs v1 0 AXI4-Stream px\_axis\_compose\_v1\_0 AXI4-Stream Pre-Production Included pentek.com px axis decfir32 1 v1 0 AXI4, AXI4-Stream Pre-Production Included pentek.com Z px\_axis\_decompose\_v1\_0 AXI4-Stream Pre-Production Included pentek.com px\_axis\_iq\_fmtr\_1\_v1\_0 AXI4, AXI4-Stream Pre-Production Included pentek.com px axis mixer 1 v1 0 AXI4, AXI4-Stream Pre-Production Included pentek.com X px axis nco 1 v1 0 AXI4, AXI4-Stream Pre-Production Included pentek.com px\_axis\_pdti2ppkt\_1\_v1\_0 AXI4, AXI4-Stream Pre-Production Included pentek.com px\_axis\_pdti\_adv\_v1\_0 AXI4, AXI4-Stream Pre-Production Included pentek.com px axis pdti mrg v1 0 AXI4-Stream Pre-Production Included pentek.com (1) px\_axis\_pdti\_mux\_v1\_0 AXI4, AXI4-Stream Pre-Production Included pentek.com , Details px\_axis\_nco\_1\_v1\_0 Name: Version: 1.0 (Rev. 6) Interfaces: AXI4, AXI4-Stream Description: AXI-Stream NCO Status: Pre-Production Included License: Change Log: View Change Log Pentek, Inc. Vendor:

Figure 6-1: AXI4-Stream NCO Core in Pentek IP Catalog

Cancel

# 6.1 Pentek IP Catalog (continued)

When you select the **px\_axis\_nco\_1\_v1\_0** core, a screen appears that shows the core's symbol and the core's parameters (see Figure 6-2). The core's symbol is the box on the left side.

px\_axis\_nco\_1\_v1\_0 (1.0)

Documentation in IP Location in Switch to Defaults

Show disabled ports

Component Name px\_axis\_nco\_1\_0

Number Bits of Resolution is [16 - 20]

Figure 6-2: AXI4-Stream NCO Core IP Symbol

### **6.2** User Parameters

The user parameter of this core is described in Section 2.5 of this user manual.

### 6.3 Generating Output

For more details about generating and using IP in the Vivado Design Suite, refer to the *Vivado Design Suite User Guide - Designing with IP*.

### 6.4 Constraining the Core

This section contains information about constraining the AXI4-Stream NCO Core in Vivado Design Suite.

### **Required Constraints**

The XDC constraints are not provided with the AXI4-Stream NCO Core. Clock constraints can be applied in the top level module of the user design.

### Device, Package, and Speed Grade Selections

This IP works for the Kintex Ultrascale FPGAs.

### **Clock Frequencies**

The clock (s\_axi\_csr\_aclk) can take frequencies up to 250 MHz. The AXI4-Stream clock (aclk) has a maximum frequency of 600 MHz.

### **Clock Management**

This section is not applicable for this IP core.

#### **Clock Placement**

This section is not applicable for this IP core.

### **Banking and Placement**

This section is not applicable for this IP core.

### **Transceiver Placement**

This section is not applicable for this IP core.

#### I/O Standard and Placement

This section is not applicable for this IP core.

### 6.5 Simulation

The AXI4-Stream NCO Core has a test bench which generates output waveforms using the Vivado VSim environment. The test bench is designed to run at 250 MHz CSR clock frequency. The number of bits is set to 18 with an AXI4-Stream clock frequency of 200 MHz and desired output frequency of 5 MHz. The output frequency is used to determine the phase increment value to be written into the Phase Increment Control Register. The Phase Offset is set to 0x00000000.

The programming procedure is the same as described in Section 5.6. After setting the control registers, the Sync Pulse is toggled once to generate an output and is again toggled after  $10.45 \,\mu s$ . When run, the simulation produces the results shown in Figure 6-3.

|2 us | 4 us | 6 us | 8 us | 10 us | 12 us | 14 us | 15 us | 18 us ⅓ s\_axi\_csr\_aresetn 🛮 💘 s\_axi\_csr\_awaddr(6:0) 04 ■ ♥ s\_axi\_csr\_awprot[2:0] s\_axi\_csr\_awvalid  $\frac{1}{4}$  s\_axi\_csr\_awready ☑ ♥ s\_axi\_csr\_wdata[31:0] 🛚 👯 s\_axi\_csr\_wstrb[3:0] s axi csr wvalid s\_axi\_csr\_wready ■ Ms axi csr bresp[1:0] s\_axi\_csr\_bvalid s axi csr bready III 📲 s\_axi\_csr\_araddr[6:0] 00 🛮 💘 s\_axi\_csr\_arprot[2:0] s\_axi\_csr\_arready S\_axi\_csr\_rdata[31:0]

■ 

S\_axi\_csr\_rdata[31:0] s\_axi\_csr\_rresp[1:0] s\_axi\_csr\_rready ₩ adk W aresetn □ W s axis pdti tdata[15:0] s axis pdti tuser[127:0] s\_axis\_pdti\_tvalid **⊒**-q\_dataout m axis pd tdata[47:0] m axis pd tvalid 1 num\_bits 18 16 dk\_freq out\_freq 5000 ps freq\_ratio 107374182.4 107374182 ⅓ sync\_ld\_en ₩ sync\_rst\_er ■ M freq[31:0] ■ M offset[31:0] ■ W dds\_tdata[47:0] fc5e3c0720c6 dds\_tvalid M dds aresetn

Figure 6-3: AXI4-Stream NCO Core Test Bench Simulation Output

# 6.6 Synthesis and Implementation

For details about synthesis and implementation see the *Vivado Design Suite User Guide - Designing with IP*.

1 VIII-Stroam	Numerically	Controlled Os	scillator IP

Page 28

This page is intentionally blank