The PCI Express Interrupt Controller IP Core combines all interrupts from the other modules and generates MSI (Message−Signaled Interrupt) or Legacy configuration interface interrupt signals. This core also has an output status signal to indicate the Interrupt Request operation mode (Legacy or MSI) of the core.
Click on PCI Express Interrupt Controller IP Core - PCIe Interrupt Controller to access register information.
For a diagram of all the interrupts in Model
The PCI Express interrupts include the following:
|
Board Monitoring Interrupts |
|
Timestamp Interrupt |
|
Data I/O Interrupts |
|
Data Acq Interrupts |
|
DMA 0 Interrupt |
|
DMA 1 Interrupt |
|
DMA 2 Interrupt |
|
DMA 3 Interrupt |
|
DSP Ch 0 Interrupts |
|
DSP Ch 1 Interrupts |
|
DSP Ch 2 Interrupts |
|
DSP Ch 3 Interrupts |
|
User Block #1 Interrupt0 |
|
User Block #1 Interrupt1 |
|
User Block #2 Interrupt0 |
|
User Block #2 Interrupt1 |
Refer to the Pentek Navigator PCI Express Interrupt Controller IP Core Manual for a description of this IP module.